構造に基づいたコンパクトモデルの開発を目的として、トレンチフィールドプレートMOSFETの出力容量を簡易的に予測する手法を提案する。

<table>
<thead>
<tr>
<th>著者</th>
<th>柿谷 吉野, 藤田 一, 早川 透</th>
</tr>
</thead>
<tbody>
<tr>
<td>タイトル</td>
<td>出力容量の簡易予測手法を用いたトレンチフィールドプレートMOSFETの損失予測</td>
</tr>
<tr>
<td>出版物</td>
<td>国際ソリッドステートデバイス・マテリアルズワークショップ (SSDM2017) 2017年</td>
</tr>
<tr>
<td>年</td>
<td>2018年3月23日</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10228/00006698">http://hdl.handle.net/10228/00006698</a></td>
</tr>
</tbody>
</table>
Abstract

We propose a structure based compact model for output capacitance ($C_{oss}$) of trench Field-Plate MOSFET. Appropriate equations were considered for $C_{oss}$ curves in three regions. Output charge ($Q_{oss}$) and stored energy ($E_{oss}$) that were calculated by the proposed model corresponded very well to TCAD results. In assumption of 10 A and 2 MHz operation, conduction loss of 1.0 W and output charge loss of 1.26 W were estimated.

1. Introduction

Various power devices contribute to reduce energy consumption in current electronics society. Among those, low-voltage power MOSFETs market are still growing. Especially, trench gate Field-Plate MOSFETs (FP-MOSFETs) have been applied in wide voltage ranged circuits from 12 to 250 V [1]-[2]. General power loss in power converters is given by the following components; the conduction loss ($P_{con}$), the switching loss ($P_{sw}$), the gate drive loss ($P_{gd}$) and the output charge loss ($P_{Qoss}$) [3]. The FP-MOSFET which has ultra-low specific on-resistance ($R_{onA}$) and gate-drain charge ($Q_{gd}$) can reduce the $P_{con}$ and the $P_{sw}$ drastically. However, due to the featured device structure, the output capacitance ($C_{oss}$) which leads to the $P_{Qoss}$, especially in case of MHz switching, is significant issue compared to old-fashioned planar gate double-diffused MOSFET (D-MOSFET) and trench gate MOSFET.

In this paper, we propose a structure based compact model for the $C_{oss}$. The proposed model can be described by structural parameters such as device dimensions and impurity concentration, it does not need any measurement of the electrical characteristics. In this model, we considered the components of the $C_{oss}$ in detail. It enables the power loss prediction of next generation FP-MOSFET.

2. Device parameters and basic characteristics

In this study, we chose 100 V rating MOSFET as a motive device which applied to e.g. high performance server. As shown in Figs. 1(a) and 1(b), unit cell width ($W_{cell}$) of the gradient FP-MOSFET, which is recognized current ideal FP structure [2], [4], can be narrower than that of D-MOSFET due to FP effect in the drift layer with maintaining sufficient breakdown voltage ($V_{bd}$). Moreover, it can make drift layer concentration ($N_D$) ten times higher than conventional one as shown in Table I. Therefore, ultra-low $R_{onA}$ can be achieved in the FP-MOSFET and it is approximately one-sixth of that of the D-MOSFET as simulated by TCAD (Table II).

Fig. 2(a) shows the drain voltage dependence of parasitic capacitances which are the input capacitance ($C_{ox}$), the reverse transfer capacitance ($C_{rss}$) and the $C_{oss}$. In the FP-MOSFET, the field plate connects to the source electrode, thus the $C_{oss}$ includes two drain-source capacitance components ($C_{ds1}, C_{ds2}$) and gate-drain capacitance ($C_{gd}$). The $C_{oss}$ is expressed as

$$C_{oss} = C_{ds1} + C_{ds2} + C_{gd}.$$ (1)

As an approach for the $C_{oss}$ modeling in this complicated structure, we consider the capacitance curves divided to three regions shown in Figs. 2(a) and 2(b).

Region (i), $V_{ds} = 0$–30 V, indicates depletion layer capacitance of plane pn-junction ($C_d$). Region (ii), $V_{ds} = 0$–60 V, includes FP-oxide capacitance ($C_{fox}$) and depleted mesa region capacitance ($C_{fpo}$) along the trench. In region (iii), $V_{ds} = 60$–100 V, trench bottom capacitance is added.

Table I. Structural parameters for D-MOSFET and FP-MOSFET.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Symbol (unit)</th>
<th>D-MOSFET</th>
<th>FP-MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drift layer concentration</td>
<td>$N_d$ (atoms/cm$^2$)</td>
<td>2.0 x 10$^{15}$</td>
<td>3.0 x 10$^{16}$</td>
</tr>
<tr>
<td>Cell width</td>
<td>$W_{cell}$ ($\mu$m)</td>
<td>6.0</td>
<td>2.6</td>
</tr>
<tr>
<td>Gate width</td>
<td>$W_G$ ($\mu$m)</td>
<td>3.4</td>
<td>N/A</td>
</tr>
<tr>
<td>Trench width</td>
<td>$W_T$ ($\mu$m)</td>
<td>N/A</td>
<td>1.5</td>
</tr>
<tr>
<td>Gate oxide thickness</td>
<td>$T_{OX}$ ($\mu$m)</td>
<td>0.05</td>
<td>0.05</td>
</tr>
<tr>
<td>Field-plate oxide thickness (top)</td>
<td>$T_{POX1}$ ($\mu$m)</td>
<td>N/A</td>
<td>0.1</td>
</tr>
<tr>
<td>Field-plate oxide thickness (bottom)</td>
<td>$T_{POX2}$ ($\mu$m)</td>
<td>N/A</td>
<td>0.075</td>
</tr>
<tr>
<td>P-base junction depth</td>
<td>$X_{p}$ ($\mu$m)</td>
<td>0.75</td>
<td>0.9</td>
</tr>
</tbody>
</table>

Table II. TCAD simulated static characteristics.

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol (unit)</th>
<th>D-MOSFET</th>
<th>FP-MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Breakdown voltage</td>
<td>$V_{bd}$ (V)</td>
<td>111.3</td>
<td>110.1</td>
</tr>
<tr>
<td>Threshold voltage</td>
<td>$V_{th}$ (V)</td>
<td>2.09</td>
<td>2.03</td>
</tr>
<tr>
<td>On-resistance</td>
<td>$R_{onA}$ (m$\Omega$cm$^2$)</td>
<td>199.1</td>
<td>32.8</td>
</tr>
</tbody>
</table>

Kenya Kobayashi, Masaki Sudo and Ichiro Omura

Kyushu Institute of Technology
1-1 Sensui-cho, Tobata-ku, Kitakyushu-shi, Fukuoka, 804-8550, Japan
Phone: +81-93-884-3268, E-mail: kenya.k.2050@gmail.com
3. Description of compact model for $C_{\text{oss}}$

**Junction capacitance ($C_{\text{oj}} = C_{j}$)**

In region (i), the depletion layer of the pn-junction extends down to vertical direction of the drift layer as increasing $V_{ds}$. The $C_{j}$ is divided to $C_{jo}$ and $C_{jx}$, those are given by

\[
C_{jo} = \sqrt{\frac{qN_{D}e\varphi_{b}}{2(V_{ds}+V_{0})}} \frac{W_{\text{Mesa}}}{W_{\text{Cell}}}, \quad V_{ds} < 1,
\]

\[
C_{jx} = \frac{qN_{D}e\varphi_{b}}{\sqrt{\frac{W_{\text{Mesa}}}{W_{\text{Cell}}}} \cdot 2W(V,y)} \cdot V_{ds} \geq 1,
\]

where $q$ is elementary charge, $\varepsilon_{Si}$ is permittivity of silicon, $V_{0}$ is built-in potential and other parameters are shown in Fig. 1(c) and Table I. $W(V,y)$ is a depletion layer width in the mesa region along the sloping FP, and given by

\[
W(V,y) = \frac{x_{ox} \cos \theta_{y}}{x_{ox} \cos \theta_{y}} \cdot T(y) + \sqrt{\left(\frac{x_{ox} \cos \theta_{y}}{x_{ox} \cos \theta_{y}} \cdot T(y)\right)^{2} + \frac{2x_{ox} \cos \theta_{y}}{qN_{D}} \cdot V_{ds}},
\]

where $\varepsilon_{Ox}$ is permittivity of oxide. $W(V,y)$ varies depending on $T_{\text{POX}}$ and depletion layer depth of center of the mesa $y_{0}$.

**FP-oxide and depletion capacitance along the trench ($C_{\text{dx}}$)**

In region (ii), when the $V_{ds}$ is less than 1 V, initial value of the $C_{dx}$ nearly equals to the $C_{ox}$ which is given by

\[
C_{ox} = \frac{2(\varepsilon_{ox} - (x_{ox} + x_{Ox} + T_{\text{POX}})) \cdot x_{ox} e}{W_{\text{Cell}}(T_{\text{POX}} - T_{\text{POX}})} \cdot \ln T_{\text{POX}} \cdot \frac{W_{\text{POX}}}{T_{\text{POX}}}, \quad V_{ds} < 1.
\]

As can be seen in Fig. 2(b), the mesa region is depleted gradually in lateral direction by the FP effect and is linearly depleted in vertical direction because of the electric field uniformity [1]. Differential equation of $W(V,y)$ expresses a voltage change of the electric charge in the region (ii). Therefore, the capacitance including the $C_{ox}$ and the $C_{dep}$ is provided by

\[
C(V) = \frac{2(\varepsilon_{ox} - (x_{ox} + x_{Ox} + T_{\text{POX}})) \cdot x_{ox} e}{W_{\text{Cell}}(T_{\text{POX}} - T_{\text{POX}})} \cdot \ln T_{\text{POX}} \cdot \frac{W_{\text{POX}}}{T_{\text{POX}}}, \quad V_{ds} \geq 1.
\]

**Trench bottom capacitance ($C_{\text{dx}}$)**

When the $V_{ds}$ becomes approximately 60 V, the $y_{0}$ reaches the almost same depth of bottom of the FP. For $V_{ds} > 60$ V, the $C_{dx}$ decreases continuously in this model, therefore the trench bottom capacitance $C_{dx}$ has to add to total capacitance. This value is calculated as 3.3 nF/cm².

As a result, total $C_{\text{oss}}$ is expressed by Eqs. (2), (3), (5) and (6) and the $C_{dx}$. We confirmed that the $C_{\text{oss}}$ model showed good agreement with simulated $C_{\text{oss}}$ by TCAD (Fig. 3).

4. Validation and application of proposed model

By using the proposed model, output charge $Q_{\text{oss}}$ and stored energy $E_{\text{oss}}$ in the output capacitance are calculated as

\[
Q_{\text{oss}} = \int C_{\text{oss}} dV, \quad E_{\text{oss}} = \int C_{\text{oss}} V_{ds} dV.
\]

The $V_{ds}$ dependence of both the $Q_{\text{oss}}$ and the $E_{\text{oss}}$ are corresponded very well to TCAD results (Fig. 4). The capacitance of the D-MOSFET was modelled by similar manner of section 3. When products are designed for same $R_{on}$ = 10 mΩ, a die size of the FP-MOSFET is one-sixth of that of the D-MOSFET, as mentioned in section 2. In case of 50 V supply voltage, figure-of-merit (FOM) of $R_{on} E_{\text{oss}}$ improves by 25 %. Assuming 10 A and 100 kHz to 2 MHz operation, main power

**References**