WEKO3
アイテム
{"_buckets": {"deposit": "98a0ec6e-c4b2-459e-9bd0-16c62004d6db"}, "_deposit": {"created_by": 3, "id": "738", "owners": [3], "pid": {"revision_id": 0, "type": "depid", "value": "738"}, "status": "published"}, "_oai": {"id": "oai:kyutech.repo.nii.ac.jp:00000738", "sets": ["24"]}, "author_link": ["1615", "3287", "3288", "3289"], "control_number": "738", "item_21_biblio_info_6": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2000-11", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "11", "bibliographicPageEnd": "1657", "bibliographicPageStart": "1652", "bibliographicVolumeNumber": "47", "bibliographic_titles": [{"bibliographic_title": "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications", "bibliographic_titleLang": "en"}]}]}, "item_21_description_4": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "This paper describes CMOS circuits generating arbitrary chaotic signals. The proposed circuits implement discrete-time continuous-state dynamics by means of analog processing in a time domain. Arbitrary nonlinear transformation functions can be generated by using the conversion from an analog voltage to a pulsewidth modulation (PWM) signal; for the transformation, time-domain nonlinear voltage waveforms having the same shape as the inverse function of the desired transformation function are used. The circuit simultaneously outputs both voltage and PWM signals following the desired dynamics. If the nonlinear voltage waveforms are generated by digital circuits and D/A converters with low-pass filters, high flexibility and controllability are obtained. Moreover, the nonlinear dynamics can be changed in real time. Common waveform generators can be shared by many independent chaos generator circuits. Because the proposed circuits mainly consist of capacitors, switches, and CMOS logic gates, they are suitable for scaled VLSI implementation. CMOS circuits generating arbitrary chaos with up to third-order nonlinearity and two variables have been designed and fabricated using a 0.4 μm CMOS process. Chaos has been successfully generated by using tent, logistic, and Henon maps, and a chaotic neuron model", "subitem_description_language": "en", "subitem_description_type": "Abstract"}]}, "item_21_full_name_3": {"attribute_name": "著者別名", "attribute_value_mlt": [{"affiliations": [{"affiliationNames": [{"lang": "ja"}]}]}]}, "item_21_publisher_7": {"attribute_name": "出版社", "attribute_value_mlt": [{"subitem_publisher": "IEEE"}]}, "item_21_relation_12": {"attribute_name": "DOI", "attribute_value_mlt": [{"subitem_relation_type": "isIdenticalTo", "subitem_relation_type_id": {"subitem_relation_type_id_text": "https://doi.org/10.1109/81.895335", "subitem_relation_type_select": "DOI"}}]}, "item_21_rights_13": {"attribute_name": "著作権関連情報", "attribute_value_mlt": [{"subitem_rights": "©2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE."}]}, "item_21_select_59": {"attribute_name": "査読の有無", "attribute_value_mlt": [{"subitem_select_item": "yes"}]}, "item_21_source_id_10": {"attribute_name": "NCID", "attribute_value_mlt": [{"subitem_source_identifier": "AA10821144", "subitem_source_identifier_type": "NCID"}]}, "item_21_source_id_8": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "1558-1268", "subitem_source_identifier_type": "EISSN"}, {"subitem_source_identifier": "1057-7122", "subitem_source_identifier_type": "PISSN"}]}, "item_21_subject_16": {"attribute_name": "日本十進分類法", "attribute_value_mlt": [{"subitem_subject": "541", "subitem_subject_scheme": "NDC"}]}, "item_21_version_type_58": {"attribute_name": "出版タイプ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorAffiliations": [{"affiliationNames": [{"affiliationNameLang": "ja"}]}], "creatorNames": [{"creatorName": "Morie, Takashi", "creatorNameLang": "en"}, {"creatorName": "森江, 隆", "creatorNameLang": "ja"}, {"creatorName": "モリエ, タカシ", "creatorNameLang": "ja-Kana"}], "familyNames": [{"familyName": "Morie", "familyNameLang": "en"}, {"familyName": "森江", "familyNameLang": "ja"}, {"familyName": "モリエ", "familyNameLang": "ja-Kana"}], "givenNames": [{"givenName": "Takashi", "givenNameLang": "en"}, {"givenName": "隆", "givenNameLang": "ja"}, {"givenName": "タカシ", "givenNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "1615", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20294530", "nameIdentifierScheme": "e-Rad", "nameIdentifierURI": "https://nrid.nii.ac.jp/ja/nrid/1000020294530"}, {"nameIdentifier": "7005143434", "nameIdentifierScheme": "Scopus著者ID", "nameIdentifierURI": "https://www.scopus.com/authid/detail.uri?authorId=7005143434"}, {"nameIdentifier": "339", "nameIdentifierScheme": "九工大研究者情報", "nameIdentifierURI": "https://hyokadb02.jimu.kyutech.ac.jp/html/339_ja.html"}]}, {"creatorNames": [{"creatorName": "Sakabayashi, S", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "3287", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Nagata, M", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "3288", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Iwata, A", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "3289", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2008-02-19"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "CMOS_20080212145927_001.pdf", "filesize": [{"value": "1.7 MB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 1700000.0, "url": {"label": "CMOS_20080212145927_001.pdf", "url": "https://kyutech.repo.nii.ac.jp/record/738/files/CMOS_20080212145927_001.pdf"}, "version_id": "94032244-e207-4f4c-bee3-e81e4d9f4fd8"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "Chaos", "subitem_subject_scheme": "Other"}, {"subitem_subject": "CMOS analog intergrated circuits", "subitem_subject_scheme": "Other"}, {"subitem_subject": "nonlinear circuits", "subitem_subject_scheme": "Other"}, {"subitem_subject": "nonlinear functions", "subitem_subject_scheme": "Other"}, {"subitem_subject": "pulse width modulation", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "CMOS Circuits Generating Arbitrary Chaos by Using Pulsewidth Modulation Techniques", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "CMOS Circuits Generating Arbitrary Chaos by Using Pulsewidth Modulation Techniques", "subitem_title_language": "en"}]}, "item_type_id": "21", "owner": "3", "path": ["24"], "permalink_uri": "http://hdl.handle.net/10228/986", "pubdate": {"attribute_name": "PubDate", "attribute_value": "2008-02-19"}, "publish_date": "2008-02-19", "publish_status": "0", "recid": "738", "relation": {}, "relation_version_is_last": true, "title": ["CMOS Circuits Generating Arbitrary Chaos by Using Pulsewidth Modulation Techniques"], "weko_shared_id": -1}
CMOS Circuits Generating Arbitrary Chaos by Using Pulsewidth Modulation Techniques
http://hdl.handle.net/10228/986
http://hdl.handle.net/10228/9864c94b663-726d-4a14-b89d-e897b5902a67
名前 / ファイル | ライセンス | アクション |
---|---|---|
CMOS_20080212145927_001.pdf (1.7 MB)
|
|
Item type | 学術雑誌論文 = Journal Article(1) | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
公開日 | 2008-02-19 | |||||||||||
資源タイプ | ||||||||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||||||||
資源タイプ | journal article | |||||||||||
タイトル | ||||||||||||
言語 | en | |||||||||||
タイトル | CMOS Circuits Generating Arbitrary Chaos by Using Pulsewidth Modulation Techniques | |||||||||||
言語 | ||||||||||||
言語 | eng | |||||||||||
著者 |
森江, 隆
× 森江, 隆
WEKO
1615
× Sakabayashi, S× Nagata, M× Iwata, A |
|||||||||||
抄録 | ||||||||||||
内容記述タイプ | Abstract | |||||||||||
内容記述 | This paper describes CMOS circuits generating arbitrary chaotic signals. The proposed circuits implement discrete-time continuous-state dynamics by means of analog processing in a time domain. Arbitrary nonlinear transformation functions can be generated by using the conversion from an analog voltage to a pulsewidth modulation (PWM) signal; for the transformation, time-domain nonlinear voltage waveforms having the same shape as the inverse function of the desired transformation function are used. The circuit simultaneously outputs both voltage and PWM signals following the desired dynamics. If the nonlinear voltage waveforms are generated by digital circuits and D/A converters with low-pass filters, high flexibility and controllability are obtained. Moreover, the nonlinear dynamics can be changed in real time. Common waveform generators can be shared by many independent chaos generator circuits. Because the proposed circuits mainly consist of capacitors, switches, and CMOS logic gates, they are suitable for scaled VLSI implementation. CMOS circuits generating arbitrary chaos with up to third-order nonlinearity and two variables have been designed and fabricated using a 0.4 μm CMOS process. Chaos has been successfully generated by using tent, logistic, and Henon maps, and a chaotic neuron model | |||||||||||
言語 | en | |||||||||||
書誌情報 |
en : IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 巻 47, 号 11, p. 1652-1657, 発行日 2000-11 |
|||||||||||
出版社 | ||||||||||||
出版者 | IEEE | |||||||||||
DOI | ||||||||||||
関連タイプ | isIdenticalTo | |||||||||||
識別子タイプ | DOI | |||||||||||
関連識別子 | https://doi.org/10.1109/81.895335 | |||||||||||
日本十進分類法 | ||||||||||||
主題Scheme | NDC | |||||||||||
主題 | 541 | |||||||||||
NCID | ||||||||||||
収録物識別子タイプ | NCID | |||||||||||
収録物識別子 | AA10821144 | |||||||||||
ISSN | ||||||||||||
収録物識別子タイプ | EISSN | |||||||||||
収録物識別子 | 1558-1268 | |||||||||||
ISSN | ||||||||||||
収録物識別子タイプ | PISSN | |||||||||||
収録物識別子 | 1057-7122 | |||||||||||
著作権関連情報 | ||||||||||||
権利情報 | ©2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. | |||||||||||
キーワード | ||||||||||||
主題Scheme | Other | |||||||||||
主題 | Chaos | |||||||||||
キーワード | ||||||||||||
主題Scheme | Other | |||||||||||
主題 | CMOS analog intergrated circuits | |||||||||||
キーワード | ||||||||||||
主題Scheme | Other | |||||||||||
主題 | nonlinear circuits | |||||||||||
キーワード | ||||||||||||
主題Scheme | Other | |||||||||||
主題 | nonlinear functions | |||||||||||
キーワード | ||||||||||||
主題Scheme | Other | |||||||||||
主題 | pulse width modulation | |||||||||||
出版タイプ | ||||||||||||
出版タイプ | VoR | |||||||||||
出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||||||||
査読の有無 | ||||||||||||
値 | yes | |||||||||||
著者別名 |