IGBT Scaling Principle Toward CMOS Compatible Wafer Processes

Tanaka Masahiro, Omura Ichiro

Journal or publication title: Solid-State Electronics
Volume: 80
Page range: 118-123
Year: 2012
URL: http://hdl.handle.net/10228/5762
IGBT Scaling Principle Toward CMOS Compatible Wafer Processes

Masahiro Tanaka* and Ichiro Omura

Kyushu Institute of Technology, 1-1 Sensui-cho, Tobata-ku, Kitakyushu-city, 804-8550, JAPAN

1. Abstract

A scaling principle for trench gate IGBT is proposed. CMOS technology on large diameter wafer enables to produce various digital circuits with higher performance and lower cost. The transistor cell structure becomes laterally smaller and smaller and vertically shallower and shallower. In contrast, latest IGBTs have rather deeper trench structure to obtain lower on-state voltage drop and turn-off loss. In the aspect of the process uniformity and wafer warpage, manufacturing such structure in the CMOS factory is difficult. In this paper, we show the scaling principle toward shallower structure and better performance. The principle is theoretically explained by our previously proposed “Structure Oriented” analytical model. The principle represents a possibility of technology direction and roadmap for future IGBT for improving the device performance consistent with lower cost and high volume productivity with CMOS compatible large diameter wafer technologies.

Keywords: IGBT, More than Moore, constant field scaling, roadmap, compact model

1. Introduction

The 300mm to 450mm “More Moore” field semiconductor technology based on the high resolution lithographic techniques enhances significant performance and mass-productivity improvements in the digital integrated circuits by Moore’s Law as a scaling by a factor of 0.7 every 2 years for critical dimension [1] [17]. On the other hand, the importance of “More than Moore” field like that analog and mixed signal processors, sensors and actuators, micro-mechanical devices, and power devices, is increased a lot. And these “More than Moore” devices also will be forced to be designed in the compatibility of the large diameter wafer process technology to realize better performance and lower cost.

Trench gate IGBTs are currently mass produced on the wafers of ~200mm diameter. Current structures have rather deep trench gate on the Cathode side to obtain better trade-off relationship between on-state voltage drop \(V_{ce}(sat)\) and turn-off loss[2]-[16]. Thus, current technical direction for the trench gate IGBT is different from the “More Moore” process technologies. In this paper, we propose a scaling principle for the trench gate IGBT. By applying the principle, the “More Moore” process technologies can be used for the trench gate IGBT fabrication and the scaled IGBT shows better performance even with shallower Cathode structure; shallower trench gate and shallower P-base. The principle directs new IGBT design trends with the compatibility for the large diameter wafer process technology.

* Corresponding author, mtanaka@hotmail.com
Tel/Fax: +81 (93) 884 3268
From next section, we begin with the concept for our scaling principle. Then we show the verification results for the scaling principle by two-dimensional TCAD simulations. The results show that the IGBT even with shallower Cathode structure which designed by the proposed scaling principle has lower on-state voltage drop than the conventional structure. After that, we discuss about this improvement by referring our previously proposed “Structure Oriented” analytical model [18]. The improvement can be theoretically explained by the compact model formation. Finally we show a potential of the IGBT’s further performance improvement by reducing wafer thickness margin, which is enabled by narrower trench-trench spacing.

2. IGBT Scaling Principle

The scaling principle is based on the general CMOS scaling principle with considering the Cathode side electron injection efficiency $\gamma_n$. The principle realizes both shallower Cathode structure and higher $\gamma_n$ than the conventional structure. It leads higher carrier concentration in the Cathode side and lower on-state voltage drop.

Figure 1 shows the concept of the scaling principle. Figure 1 (a) shows commercially available IGBT that has a 6um depth trench gate and a 3um depth P-base. Trench-trench spacing is 3um and cell pitch is 16um. It uses a 1000 angstrom gate oxide thickness and the P-base concentration is chosen to give suitable gate threshold voltage $V_t$ of around 5V. The applied gate voltage is 15V. In this paper, we introduce a scaling factor “$k$” for these structure parameters and the gate voltage. Figure 1 (b) and (c) show the scaled IGBTs with $k=2$ and $5$ respectively. Four parameters are reduced by the scaling factor $k$; trench-trench spacing $S$, gate oxide thickness $T_{ox}$, trench depth $D_T$ and P-base depth $D_P$. In the other words, $S'=S/k$, $T_{ox}'=T_{ox}/k$, $D_T'=D_T/k$ and $D_P'=D_P/k$ where the primed parameters refer to the scaled device. The cell pitch $W$ keeps constant. There are no arrangements in the Anode side. For example, the scaled device with $k=2$ has a 3um depth trench gate, a 1.5um depth P-base, a 1.5um trench-trench spacing and a 500 angstrom thickness gate oxide. But the cell pitch keeps 16um as the conventional structure.

Figure 1. Scaled trench IGBT

Unlike the CMOS scaling principle, the P-Base doping concentration is not scaled to keep similar saturation current level to the conventional structure. But, as discussed later, slight adjustment for the P-Base concentration is required to obtain same switching characteristics and saturation current as the conventional structure.
The gate voltage for the scaled device is reduced by the scaling factor. In the other words, \( V_g' = V_g/k \). So, for example, the gate voltage for \( k=2 \) device is 7.5V. The applied electric field in the gate oxide is kept as the conventional structure.

In order to produce highly scaled device such as \( k=5 \), several developments for the fabrication process would be required. First, high quality large diameter Floating Zone (FZ-) wafers should be established while the Czochralski (CZ-) wafers or epitaxial wafers are used for the “More Moore” devices. Second, the short channel effect due to the shallower P-Base should be eliminated to reduce leakage current. Third, the high-k gate dielectric and the metal gate processes should be developed for the trench gate to keep dielectric reliability and lower gate resistivity.

3. Verification of the Scaling Principle

Proposed scaling principle was verified by two-dimensional TCAD simulations. We used 1.2kV thin wafer PT-IGBT vertical structure for the validation. Table 1 shows structure parameters for \( k=1 \) to 5. CP-Base is the P-Base doping concentration at the junction between the N-Emitter and P-Base. Gaussian distributions are assumed to P-Base doping profiles. The concentrations are adjusted so that the threshold voltage of the scaled devices are \( 1/k \) of the conventional \( (k=1) \) device. The N-Base doping concentration is \( 7.0 \times 10^{18} \text{ cm}^{-3} \). The P-Emitter doping concentration and thickness are \( 1.0 \times 10^{17} \text{ cm}^{-3} \) and \( 1 \mu m \) respectively. The N-Buffer doping concentration and thickness are \( 9.0 \times 10^{16} \text{ cm}^{-3} \) and \( 1 \mu m \) respectively. A constant doping profile is assumed for the P-Emitter and N-Buffer.

![Figure 2](image2.png)  
**Figure 2.** Calculated \( I_{ce} - V_{ce} \) characteristics for the scaling factor \( k=1 \) to 5.

![Figure 3](image3.png)  
**Figure 3.** Calculated carrier distribution in the N-Base.
Base region for the scaling factor $k=1$ to 5. ($J_c=150\,A/cm^2$)

![Image](image1.png)

Figure 4. Calculated inductive turn-off waveforms for the scaling factor $k=1$ to 5.

![Image](image2.png)

Figure 5. Calculated breakdown characteristics for the scaling factor $k=1$ to 5.

4. Discussion with the “Structure oriented compact model”

2. Cathode side analytical modelling

In this section we discuss about the detailed mechanism to obtain lower on-state voltage drop instead of shallower Cathode structures. It can be explained by previously proposed “Structure Oriented” analytical model for the trench gate IGBTs [18]. Stripe cell structure is assumed in this paper.

We review the Cathode side formulation.

In this model, we assumed a conductive modulation $(n-p)$ and no carrier recombination in the mesa region. We also assumed that a part of electron current flows along the accumulation layer beside the trench gate. Figure 6 shows the current elements under the P-base region. $I_n^{acc}$ is the electron current via the accumulation layer per unit length for the third direction. $J_p^{mesa}$ and $J_n^{mesa}$ are the electron current density and hole current density in the mesa region, respectively. $J_p^{cell}$ and $J_n^{cell}$ are the electron current density and hole current density in the N-Base region, respectively.

![Image](image3.png)

Figure 6. Assumed current elements in the trench gate structure

Following relationships are held between the mesa region and N-Base region.

$$W \cdot J_p^{cell}(x_3) = S \cdot J_p^{mesa}(x) \quad (1)$$

$$W \cdot J_n^{cell}(x_3) = I_n^{acc}(x) + S \cdot J_n^{mesa}(x) \quad (2)$$

The electron current flowing in the accumulation layer $I_n^{acc}$ can be calculated by the electron quasi-Fermi potential and the electron mobility of MOS gate.

$$I_n^{acc}(x) = -\mu_{n-acc}E_{ox}V_x \frac{d\phi_n}{dx} \quad (3)$$

The electron mobility in the accumulation layer $\mu_{n-acc}$ is degraded by the normal electric field and can be calculated by [19].
The electron current density in the mesa region can be formed by the electron concentration and electron quasi-Fermi potential as

$$J_n^{\text{mesa}}(x) = -q \cdot \mu_e \cdot n(x) \frac{d\phi_n}{dx}$$  \hspace{1cm} (4)$$

From the drift-diffusion equations under the conductive modulation condition, following differential equation for the carrier density can be formulated in the mesa region.

$$\mu_p J_n^{\text{mesa}}(x) - \mu_e J_n^{\text{mesa}}(x) = 2 \mu_p \mu_e kT \frac{dn}{dx}$$  \hspace{1cm} (5)$$

From (1) to (5), we obtain the Cathode side carrier distribution equation with the structure parameters as

$$\left( \frac{\mu_p}{\mu_e} \left( \frac{\varepsilon_{\text{ox}} \mu_{\text{acc}} V_g}{n(x)S} + 1 \right)^{-1} + 1 \right) \gamma_n' - 1$$

$$= 2qD_e S \frac{dn}{dx}$$

$$J = W \frac{dn}{dx}$$

Where

$$\gamma_n' = \frac{J_n^{\text{coll}}(x_2)}{J_n^{\text{coll}}(x_1)}$$  \hspace{1cm} (7)$$

and $J$ is the total current density.

1.1. Theory for IGBT performance improvement

The theory for the principle is delivered from eq. (6). The differential equation can be arranged to the scaled Cathode structures.

$$\left( \frac{\mu_p}{\mu_e} \left( \frac{\varepsilon_{\text{ox}} \mu_{\text{acc}} V_g / k}{n(x)S / k} + 1 \right)^{-1} + 1 \right) \gamma_n' - 1$$

$$= 2qD_e (S / k) \frac{dn}{dx} \left( k \frac{dn}{dx} \right)$$

The right hand side of (8) is equal to that of (6). For the left hand side of (6) and (8), following relationship is held for $k > 1$.

$$\frac{\varepsilon_{\text{ox}} \mu_{\text{acc}} V_g}{T_{\text{ox}} q \mu_e n(x) S} < \frac{\varepsilon_{\text{ox}} \mu_{\text{acc}} (V_g / k)}{(T_{\text{ox}} / k) q \mu_e n(x) (S / k)}$$  \hspace{1cm} (9)$$

It leads higher injection efficiency from the Cathode side.

$$\gamma_n' > \gamma_n$$  \hspace{1cm} (10)$$

It leads higher carrier concentration in the N-Base Cathode side and lower on-state voltage drop. It means the device characteristic improvement can be obtained by scaled Cathode structure and applying same electric field for the gate oxide.

Other electrical characteristics are changed by introducing the scaling factor $k$ as Table 2: The gate-emitter capacitance $C_{ge}$ is unchanged because $T_{\text{ox}}' = T_{\text{ox}}/k$ and $D_p' = D_p/k$. The gate charge $Q_g$ is reduced by the scaling factor $k$ as described before, $Q_g' = Q_g/k$. The current density of the contact metal $J_{\text{Metal}}$ is increased by the scaling factor $k$, $J_{\text{Metal}}' = kJ_{\text{Metal}}$ because the contact hole width is reduced by $k$. Electro migration should be considered for large $k$ structures.

One characteristic that the principle fails to scale is the threshold voltage. The threshold voltage $V_t$ can be calculated as following

$$V_t = \sqrt{2 \varepsilon_{\text{ox}} \varepsilon_3 q N_A \phi_S} + \phi_S$$  \hspace{1cm} (11)$$

Where $C_{\text{ox}}$ is the gate capacitance per unit area, $N_A$ is the acceptor concentration and $\phi_S$ is the surface potential of the MOS channel. $V_t$ is reduced because the gate capacitance per unit area is increased by the scaling principle as $C_{\text{ox}}' = kC_{\text{ox}}$. But the $V_t$ is not scaled by $k$ exactly. To adjust the threshold voltage so that keeping scaling principle, $V_t' = V_t/k$, the P-Base doping concentration at the junction between the N-Emitter and P-Base should be set as following.

$$N_{A'} = \frac{(kC_{\text{ox}}')^2 (V_t' / k - \phi_S)^2}{2 \varepsilon_{\text{ox}} \varepsilon_3 q \phi_S}$$  \hspace{1cm} (12)$$

Established scaling principle is summarized in
Table 2.
2. Further trade-off improvement for on-state voltage drop and turn-off loss

As calculated before, the breakdown voltage is improved by applying the scaling principle because narrower trench-trench spacing relaxes the electric field around the bottom of the trench. With large scaling factor, the electric field distribution should be closed to that of an ideal one-dimensional BJT structure. The margin of the N-Base thickness can be reduced with incrementing \( k \). It leads further performance improvement.

TCAD simulations with adjusted N-Base thickness were performed. The structure parameters are shown in Table 3. The N-Base thickness \( tN-Base \) is set to obtain similar breakdown voltage of \( k=1 \) as shown in Figure 7. Calculated \( I_c-V_{ce} \) characteristics are shown in Figure 8. As comparing with Figure 2, on-state voltage drop improvement of the reduced N-Base thickness devices are greater than simply scaled devices.

Table 3. Structure parameters used for the scaling principle verification with reduced N-Base thickness.

\[
\begin{array}{c|c|c|c|c}
\text{Scaling Factor } k & 1 & 3 & 5 \\
\text{Cell Width } W [\mu m] & 16.0 & 16.0 & 16.0 \\
\text{Trench Depth } D_T [\mu m] & 6.0 & 2.0 & 1.2 \\
\end{array}
\]

2. Further trade-off improvement for on-state voltage drop and turn-off loss

As calculated before, the breakdown voltage is improved by applying the scaling principle because narrower trench-trench spacing relaxes the electric field around the bottom of the trench. With large scaling factor, the electric field distribution should be closed to that of an ideal one-dimensional BJT structure. The margin of the N-Base thickness can be reduced with incrementing \( k \). It leads further performance improvement.

TCAD simulations with adjusted N-Base thickness were performed. The structure parameters are shown in Table 3. The N-Base thickness \( tN-Base \) is set to obtain similar breakdown voltage of \( k=1 \) as shown in Figure 7. Calculated \( I_c-V_{ce} \) characteristics are shown in Figure 8. As comparing with Figure 2, on-state voltage drop improvement of the reduced N-Base thickness devices are greater than simply scaled devices.

Table 3. Structure parameters used for the scaling principle verification with reduced N-Base thickness.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>( k )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell Width</td>
<td>( W )</td>
<td>1</td>
</tr>
<tr>
<td>Trench-Trench Spacing</td>
<td>( S )</td>
<td>( 1/k )</td>
</tr>
<tr>
<td>P-Base Depth</td>
<td>( D_P )</td>
<td>( 1/k )</td>
</tr>
<tr>
<td>P-Base Doping Concentration</td>
<td>( CP-Base )</td>
<td>( \text{Eq. (12)} )</td>
</tr>
</tbody>
</table>
oxide. The improvement was simulated by two-dimensional TCAD and theoretically proved by referring our previously proposed compact model. Additionally, further improvement was predicted by reduced N-Base thickness margin. The principle has large impact to be used for new IGBT development direction. The productivity should be improved dramatically because it is formed on the large diameter wafer with smaller thermal budget and shorter etching time.

Appendix: N-Base modelling

Figure 9 shows cross-sectional view of the trench gate IGBT. The N-Base carrier concentration \( n(x) \) can be formulated by the ambipolar equation that has the carrier lifetime \( \tau \) and diffusion length \( L_a \) of high injection condition [20].

\[
L_a^2 \frac{d^2 n(x)}{dx^2} = n(x) + \tau \frac{dn(x)}{dt} \tag{10}
\]

For the steady state conditions, the time dependent term is omitted and the solution can be formed as [21]

\[
n(x) = L_a \frac{-dn(x_1)}{dx} \cdot \cosh \left( \frac{x_2 - x}{L_a} \right) + \frac{dn(x_1)}{dx} \cdot \cosh \left( \frac{x - x_1}{L_a} \right)
\sinh \left( \frac{x_2 - x_1}{L_a} \right)
\tag{11}
\]

where \( x_1 \) and \( x_2 \) are the positions of Anode edge and Cathode edge of the N-Base region as shown in Figure 9. Eq.11 means that the N-Base carrier distribution depends on the differentials of the carrier distribution at both edges.

Following differential equation of the carrier density can be also formulated in the N-Base region.

\[
\mu_p J_n - \mu_n J_p = 2 \mu_p \mu_n kT \frac{dn}{dx} \tag{12}
\]

The voltage drop in the N-Base can be calculated based on the stored carrier concentration.

\[
\gamma_p = \frac{J_p(x_1)}{J} \tag{15}
\]

\[
\gamma_n = \frac{J_n(x_2)}{J} \tag{16}
\]

Figure 9. On-state carrier distribution
\[ V_{\text{n-base}} = \left( \frac{\mu_n - \mu_p}{\mu_n + \mu_p} \right) kT \left[ \frac{1}{n} \int_{-\infty}^{\gamma_n} \frac{1}{q} \left( \frac{\mu_n + \mu_p}{\mu_n - \mu_p} \right) J \, dx + \frac{1}{q} \int_{-\gamma_p}^{\gamma_p} dx \right] \]

From these equations, the on-state N-Base carrier distribution can be calculated by \( \gamma_p \) and \( \gamma_n \). In the other words, by keeping \( \gamma_p \) and \( \gamma_n \) as constants, same carrier distribution and voltage drop are obtained even if the structure is scaled. The scaling principle is based on this idea.

References


