<?xml version='1.0' encoding='UTF-8'?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-03-14T16:21:22Z</responseDate>
  <request metadataPrefix="oai_dc" identifier="oai:kyutech.repo.nii.ac.jp:00007912" verb="GetRecord">https://kyutech.repo.nii.ac.jp/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:kyutech.repo.nii.ac.jp:00007912</identifier>
        <datestamp>2025-04-15T01:52:01Z</datestamp>
        <setSpec>15:20</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns="http://www.w3.org/2001/XMLSchema" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>Impact of PS load on FPGA object detection system performance</dc:title>
          <dc:title>Impact of PS Load on FPGA Object Detection System Performance</dc:title>
          <dc:creator>Watanabe,  Yusuke</dc:creator>
          <dc:creator>34892</dc:creator>
          <dc:creator>Tamukoh, Hakaru</dc:creator>
          <dc:creator>6059</dc:creator>
          <dc:creator>田向, 権</dc:creator>
          <dc:creator>90432955</dc:creator>
          <dc:creator>タムコウ, ハカル</dc:creator>
          <dc:creator>7801453348</dc:creator>
          <dc:creator>0000-0002-3669-1371</dc:creator>
          <dc:creator>100000641</dc:creator>
          <dc:subject>FPGA</dc:subject>
          <dc:subject>Zynq</dc:subject>
          <dc:subject>PL</dc:subject>
          <dc:subject>PS</dc:subject>
          <dc:subject>Parallel Processing</dc:subject>
          <dc:subject>System Performance</dc:subject>
          <dc:description>A field-programmable gate array (FPGA) device which has a Zynq architecture becomes popular these days. It is featured by integration of processing system (PS) and programmable logic (PL) into a single chip. While we tend to focus on the performance of PL, we can not ignore PS load completely. In this paper, using a Zynq FPGA board, we explore how our object detection system performance changes with PS load and report our experiment results.</dc:description>
          <dc:description>The 2023 International Conference on Artificial Life and Robotics (ICAROB 2023), February 9-12, 2023, on line, Oita, Japan</dc:description>
          <dc:description>conference paper</dc:description>
          <dc:publisher>ALife Robotics</dc:publisher>
          <dc:date>2023</dc:date>
          <dc:type>VoR</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>Proceedings of International Conference on Artificial Life &amp; Robotics (ICAROB2023)</dc:identifier>
          <dc:identifier>415</dc:identifier>
          <dc:identifier>419</dc:identifier>
          <dc:identifier>https://kyutech.repo.nii.ac.jp/record/7912/files/ICAROB2023_OS17-5.pdf</dc:identifier>
          <dc:identifier>http://hdl.handle.net/10228/00009115</dc:identifier>
          <dc:identifier>https://kyutech.repo.nii.ac.jp/records/7912</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:relation>https://doi.org/10.5954/ICAROB.2023.OS17-5</dc:relation>
          <dc:relation>978-4-9908350-8-8</dc:relation>
          <dc:rights>Copyright (c) The 2023 International Conference on Artificial Life and Robotics (ICAROB2023)</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
