

## PAPER

# A Current-Sampling-Mode CMOS Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach

Daisuke ATUTI<sup>†</sup>, *Student Member*, Takashi MORIE<sup>†a)</sup>, *Member*, and Kazuyuki AIHARA<sup>††</sup>, *Fellow*

**SUMMARY** This paper proposes a new chaos generator circuit with a current sampling scheme. This circuit generates an arbitrary nonlinear function corresponding to the time-domain current waveform supplied from an external source by using a pulse phase modulation approach. The measurement results of a fabricated chip with TSMC 0.25  $\mu\text{m}$  process technology demonstrate that the proposed circuit can generate chaos signals even if D/A conversion is used for nonlinear waveform generation, because a current integral by sampling with a short pulse smooths the quantized nonlinear function.

**key words:** CMOS chaos generator circuit, pulse phase modulation, current sampling

## 1. Introduction

Many recent studies in neural networks have revealed the important role of nonlinear analog dynamics from the viewpoint of intelligent information processing. A chaotic neural network model [1] is a typical example. For various applications, VLSI hardware implementing such nonlinear dynamics is required.

In the VLSI implementation, digital approaches essentially cannot implement analog dynamics, although they offer high precision and controllability. Moreover, because the digital circuits require large layout areas, the digital approach cannot implement massively parallel systems on a single chip. On the other hand, analog approaches are obviously suitable for realizing continuous-time continuous-state dynamical systems. However, it is difficult to realize arbitrary nonlinear transformation including piecewise-linear functions such as the tent map because the transformation functions realized by the analog approach strongly depend on the characteristics of devices and/or circuits used [2]–[5].

As the third approach, one of the authors proposed a merged analog-digital approach that can achieve time-domain analog information processing by using pulse width/phase modulation (PWM/PPM) signals, and proposed a circuit technique generating arbitrary nonlinear functions. CMOS circuits generating arbitrary chaotic signals were

also designed and fabricated [6], [7].

Some similar works were reported before. N.F. Rul'kov et al. proposed a chaotic system using pulse timing and a nonlinear waveform [8], and P.A. Bernhardt proposed a circuit in which a capacitor is charged up by a constant current source [9]. Although our circuits are partly similar to such work, our approach targets on VLSI implementation of large-scale nonlinear dynamical systems by sharing the common waveform generators.

Our ultimate goal is to analyze large-scale nonlinear dynamical systems such as the globally coupled map (GCM) [10] and the threshold coupled map [11] composed of analog circuits. The advantages of our time-domain approaches are realizing arbitrary nonlinear transformation and high controllability. Thus, we can construct large-scale flexible dynamical systems by using our approach. A possible application is chaotic neural networks for solving combinatorial optimization problems.

Our circuits proposed before use a principle of sampling of the nonlinear voltage waveform supplied externally [7]. If an analog nonlinear waveform is supplied, pure analog processing is performed in the time domain, and therefore chaotic signals can be generated. However, if we use a quantized nonlinear waveform, which can arbitrarily be generated by using D/A conversion, the voltage sampling scheme may fail to generate chaos. In order to solve this problem, we designed a current-sampling-scheme chaos generator circuit. In this sampling scheme, because the sampled charge amount is determined by current integral with PPM signals, it is expected that the realized nonlinear function is smoothed even if a quantized nonlinear waveform is used. We confirmed the effectiveness of our current-sampling scheme by HSPICE circuit simulation [12].

We have designed this circuit using TSMC 0.25  $\mu\text{m}$  CMOS process technology. The measurement results of a fabricated chip demonstrate that the proposed circuit can generate chaotic signals with a low-precision quantized waveform by which the conventional voltage-sampling-scheme circuit cannot generate chaos.

## 2. Arbitrary Nonlinear Transformation Schemes Using Voltage or Current Sampling with Pulse Modulation Signals

The circuit principle that achieves arbitrary nonlinear transformation from voltage to voltage via PWM/PPM signals is shown in Fig. 1 [7]. The basic circuit operation is as follows:

Manuscript received October 10, 2008.


Manuscript revised December 26, 2008.

<sup>†</sup>The authors are with the Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology, Kitakyushu-shi, 808-0196 Japan.

<sup>††</sup>The author is with the Institute of Industrial Science, The University of Tokyo, Tokyo, 153-8505 Japan, and Aihara Complexity Modelling Project, ERATO, JST.

a) E-mail: morie@brain.kyutech.ac.jp

DOI: 10.1587/transfun.E92.A.1308



**Fig. 1** Circuit principle for generating arbitrary transformation using pulse modulation: Circuit diagram and its timing diagram.

1. Input voltage  $V_{in}$  is transformed into a PWM pulse having width  $T$ . This transformation can be achieved by comparing  $V_{in}$  with ramped reference voltage  $V_{rmp}$ . If  $V_{rmp}$  is linearly ramped, then  $T \propto V_{in}$ .
2. The PWM pulse is transformed into a PPM pulse having a certain small width  $\Delta t$  and its leading edge coincides with the trailing edge of the PWM pulse. This transformation is achieved by a circuit consisting of an inverter (chain) with delay time  $\Delta t$  and a NOR gate.
3. Voltage or current source  $SRC$  that changes its value with a nonlinear waveform in the time domain is connected to capacitor  $C$  via switch  $SW$ . Switch  $SW$  is switched by the PPM signal, and is turned on during period  $[T, T + \Delta t]$ .


### 2.1 Voltage-Sampling Scheme

Let us consider the case where we use a voltage source as  $SRC$ , and its voltage waveform is given by  $V_{non}(t) = f(t - \Delta t)$ , where  $f(\cdot)$  is an arbitrary nonlinear function. When  $SW$  is turned off at the trailing edge of the PPM pulse, the voltage of the capacitor node,  $V_{out}$ , is kept at  $f(T)$ . Here, the charging time constant is assumed small enough compared with  $\Delta t$ . Thus, we can obtain the following nonlinear transformation by assuming appropriate scaling:

$$V_{out} = f(V_{in}). \quad (1)$$

When the output  $V_{out}$  is fed back to the input  $V_{in}$ , the following discrete-time dynamical systems can be implemented:

$$V_{out}(t + 1) = f(V_{out}(t)). \quad (2)$$



**Fig. 2** Sampling schemes.

### 2.2 Current-Sampling Scheme

Now, let us consider the case where we use a current source as  $SRC$ , and its current waveform is given by  $I_{non}(t) = Cf(t - \Delta t)$ . Because the capacitor is charged up only during period  $[T, T + \Delta t]$ , the following discrete-time transformation can be achieved provided that  $V_{out} = 0$  before sampling:

$$V_{out} = \int_T^{T+\Delta t} f(t - \Delta t) dt. \quad (3)$$

If  $\Delta t$  is small enough to neglect the change in  $f(t)$ , we also obtain the following nonlinear transformation:

$$\Delta V_{out} = f(V_{in}) \Delta t. \quad (4)$$

Although both approaches can achieve arbitrary nonlinear transformation, if the nonlinear waveform is quantized, which occurs when a D/A converter is used, the transformation results of both approaches are slightly different. The sampling results are schematically shown in Fig. 2.

In the voltage sampling scheme, the quantization characteristics of the input nonlinear waveform are still preserved because of direct sampling of the voltage although the waveform is slightly smoothed due to the time constant of the circuit.

On the other hand, in the current sampling scheme, a current integral by sampling with a short pulse smooths the quantized nonlinear function, and therefore the realized nonlinear function is expected to be piece-wise linear.

Here, the current sampling scheme in Fig. 2(b) shows the case of using a PMOS transistor as a current source. In order to realize the function shape as shown in Fig. 2(a), a waveform with the inverse function shape should be applied to the gate of the PMOS transistor.

## 3. Voltage-Sampling-Mode Chaos Generator Circuit

This section briefly reviews the voltage-sampling-mode

chaos generator circuit (VSCG), which is based on the principle described in Sect. 2.1 [7]. The circuit and its operation timing diagram are shown in Fig. 3.

As the voltage/PWM converter (VPC) in Fig. 1, we use a clocked CMOS comparator. As shown in Fig. 3, the comparator consists of capacitor  $C$ , CMOS inverter  $I_1$  and switches  $S_0$  and  $S_1$ , which also correspond to switch  $SW$  in Fig. 1. Capacitor  $C$  in Fig. 3 is used as the capacitor in the clocked CMOS comparator and also as the sampling capacitor  $C$  in Fig. 1. Voltage source  $V_{non}$  generates a nonlinear voltage waveform, which corresponds to  $SRC$  in Fig. 1.

The circuit operation proceeds as follows. Here, the time step  $n$  is defined by the clock signal  $CLK$  and  $V_n$  indicates a voltage at each time step. The voltage of each node is represented by  $V$  with the node name as a suffix. At the initial step ( $n = 0$ ), it is assumed that capacitor  $C$  holds the voltage difference between an initial voltage  $V_0$  and the threshold voltage of inverter  $I_1$ ,  $V_{th,I1}$ .

1. Switch  $S_2$  is turned on by  $CLK$ , and the ramped voltage  $V_{rmp}$  is supplied at node  $P_L$ .  $V_{Pr}$  follows  $V_{PL}$  having the above-mentioned voltage difference. Because node  $P_1$  is “High” while  $V_{Pr} > V_{th,I1}$ ,  $S_2$  is still turned on after  $CLK$  becomes “Low.”
2. When  $V_{Pr}$  reaches  $V_{th,I1}$ ,  $I_1$  inverts and PWM and PPM signals are generated. The pulse width of the PWM signal corresponds to  $V_n$ . The PPM signal turns on  $S_0$  and  $S_1$ , and capacitor  $C$  holds the voltage difference between  $V_{non}$  and  $V_{th,I1}$  at that timing; this creates  $V_{n+1}$ .
3. After  $S_1$  turns off,  $S_3$  is turned on and node  $P_L$  is fixed at a predefined constant voltage  $V_C$ , which guar-




Fig. 3 Voltage-sampling-mode chaos generator circuit.

antees stable circuit operation. Here, voltage  $V_C$  is determined in order to satisfy the following condition:  $V_{th,I1} < V_{Pr} < V_{DD}$ , where  $V_{DD}$  is the supply voltage.

Thus, the pulse width of PWM signals or the pulse timing of PPM signals  $T_n$  is updated as follows:  $T_{n+1} = f(T_n)$ .

#### 4. Current-Sampling-Mode Chaos Generator Circuit

This section proposes a current-sampling-mode chaos generator circuit (CSCG). The proposed circuit is based on the current sampling scheme described in Sect. 2.2.

The proposed circuit and its operation timing diagram are shown in Fig. 4. As well as the VSCG, a clocked CMOS comparator is used as VPC, the comparator consists of  $I_1$ ,  $C_1$ ,  $S_0$  and some other switches. Capacitor  $C_2$  and switched current source  $SCS_2$  correspond to  $C$  and  $SRC$  shown in Fig. 1, respectively.

As described in the operation of the VSCG, the time step  $n$  is defined by a set of signals  $SW\_rst$  and  $SW\_stt$ . On the other hand, unlike the VSCG, the proposed circuit only requires the nonlinear waveform  $V_{non}$ . No ramped voltage waveform is required. Instead of the ramped voltage source, a set of timing signals  $SW\_rst$  and  $SW\_stt$  is required. A constant reference voltage is supplied at node  $REF$ . The circuit operation proceeds as follows.

1. For setting an initial value, control signal  $SW\_rst$  is turned to “High.” The input and output of inverter  $I_1$  are shorted, and  $V_{Pr}$  is set at the threshold voltage of in-




Fig. 4 Current-sampling-mode chaos generator circuit.

verter  $I_1$ ,  $V_{inv\_th}$ . Switch  $S_1$  is also turned on by  $SW\_rst$ , and  $V_{P_M}$  fixed at  $V_{REF}$ . At the same time, control signal  $SW\_init$  is turned to “High,”  $V_{P_L}$  set at initial value  $V_{init}$ . Thus, capacitor  $C_1$  holds the voltage difference between  $V_{inv\_th}$  and  $V_{REF}$ , and capacitor  $C_2$  holds the voltage difference between  $V_{init}$  and  $V_{REF}$ . This voltage is defined by  $V_{chg}$ .

2. When control signal  $SW\_stt$  is turned to “High,” the node voltage  $V_{P_L}$  is fixed at  $V_{REF}$ . Thus,  $V_{P_M}$  and  $V_{P_R}$  drop by  $V_{chg}$ . Therefore,  $V_{P_R}$  falls below  $V_{inv\_th}$ , and  $V_{P_1}$  is set at “High” level.
3. When control signal  $SW\_comp$  is turned to “High,”  $V_{PWM_{out}}$  is turned to “High.” Switched current source  $SCS_1$  and  $S_2$  turned on. Node  $P_L$  is fixed at  $V_{REF}$ , and  $C_1$  is charged up by  $SCS_1$ , therefore  $V_{P_R}$  as well as  $V_{P_M}$  increases linearly. When  $V_{P_R}$  reaches  $V_{inv\_th}$ ,  $V_{PWM_{out}}$  turns to “Low.” Thus, PWM and PPM signals are generated from nodes  $PWM_{out}$  and  $PPM_{out}$ , respectively.
4. While  $V_{PPM_{out}}$  is at “High” (time span  $\Delta t$ ),  $S_1$  and  $SCS_2$  are turned on. Node  $P_M$  is fixed at  $V_{REF}$ ,  $C_2$  is charged up by  $SCS_2$  with the nonlinear current waveform controlled by the gate voltage  $V_{non}$ , which creates the voltage for next time step at  $C_2$ .
5. When  $SW\_inv$  is turned to “High,” node  $P_1$  is fixed at “Low” level, which guarantees stable circuit operation.

By repeating these steps, arbitrary nonlinear transformation is achieved.

## 5. Circuit Design, Measurement Results and Discussion

The VSCG and CSCG were designed and fabricated using TSMC 0.25  $\mu\text{m}$  CMOS process technology. Both circuits were designed assuming the supply voltage of 3.3 V. The layout results and chip specifications of VSCG and CSCG are shown in Fig. 5. For the VSCG, the capacitance value of  $C$  was set at 0.8 pF. For the CSCG, the capacitance values of  $C_1$  and  $C_2$  were 0.5 pF and 0.9 pF, respectively. The power consumptions for the VSCG and CSCG were 625  $\mu\text{W}$  and 274  $\mu\text{W}$ , respectively, when the updating cycle was set at 2  $\mu\text{s}$ .

Measurement waveforms in the fabricated VSCG are shown in Fig. 6. The VSCG can realize arbitrary nonlinear transformation using an appropriate nonlinear waveform  $V_{non}$ . Here, we measured about the logistic map and the tent map. The logistic map is expressed by


$$x_{n+1} = 4ax_n(1 - x_n), \quad (5)$$

and the tent map is expressed by

$$x_{n+1} = \begin{cases} 2hx_n & (0 \leq x_n < 1/2) \\ 2h(1 - x_n) & (1/2 \leq x_n \leq 1), \end{cases} \quad (6)$$


where  $a$  and  $h$  are constant and were set at 0.98.

The pulse signals PWMout changes a pulse width depending on  $V_{non}$ . The duration of  $V_{non}$  was set at 1  $\mu\text{s}$ , and



Chip specification	
Technology	0.25 $\mu\text{m}$ CMOS
Chip size	62*110 $\mu\text{m}^2$
Supply voltage	3.3 V
Update cycle	2.0 $\mu\text{s}$
Power consumption	625 $\mu\text{W}$

VSCG



Chip specification	
Technology	0.25 $\mu\text{m}$ CMOS
Chip size	65*65 $\mu\text{m}^2$
Supply voltage	3.3 V
Update cycle	2.0 $\mu\text{s}$
Power consumption	274 $\mu\text{W}$

CSCG

Fig. 5 Layout results and chip specifications for VSCG and CSCG.

the amplitude was set at 1 V. The waveforms  $V_{rmp}$  and  $V_{non}$  were supplied by an arbitrary waveform generator (Tektronix: AWG2021, 250 MHz). In this measurement, the time resolution of  $V_{non}$  was nearly 8 bits.

Figure 7 shows measurement results of the CSCG. In order to operate  $M_1$  in Fig. 4 in the saturation region,  $V_{non}$  was limited from 1.5 to 2.1 V, and its amplitude was 0.6 V. The rising edges of PWMout signals were set 200 ns earlier than the onset time of  $V_{non}$  to cancel the offset pulse width, because the sampling value with a PPM signal at  $V_{non} = 2.1$  V was converted to a PWMout signal having a 200 ns pulse width.

We made return maps for the VSCG and the CSCG using the normalized PWMout signals to compare their char-




Fig. 6 Measurement result of VSCG: (a) logistic map and (b) tent map.




Fig. 7 Measurement result of CSCG: (a) is for logistic map and (b) is for tent map.

acteristics of nonlinear transformation. Figures 8(a), (b) and (c) show measurement results with logistic maps, tent maps, and chaotic neuron maps, respectively.





Fig. 8 Return map of VSCG and CSCG: (a) logistic map, (b) tent map and (c) chaotic neuron map.

In the return maps in Fig. 8(a), the calculation precisions for the VSCG and CSCG were 7.70 and 7.41 bits, respectively, which were obtained from root-mean-square errors between measurement and numerical calculation results. For logistic map, we set at  $a = 0.98$  for both circuits. In Fig. 8(b), the calculation precisions for the VSCG and CSCG were 7.64 and 7.63 bits, respectively, where, we set at  $h = 0.98$  for both circuits. The chaotic neuron map used in Fig. 8(c) is expressed by


$$x_{n+1} = b(x_n - e) - \frac{c}{1 + \exp(-(x_n - e)/d)} + p, \quad (7)$$

where  $p = 1.10$ ,  $b = 0.59$ ,  $c = 0.80$ ,  $d = 0.05$ , and  $e = 0.5$  for the VSCG, and  $p = 1.08$ ,  $b = 0.63$ ,  $c = 0.78$ ,  $d = 0.04$ , and  $e = 0.5$  for the CSCG. In general, chaotic neuron maps deal with positive and negative values, but our circuits cannot deal with negative values. Therefore, we introduced parameter  $e$ , and the nonlinear waveform  $V_{non}$  was shifted to drive the circuit within the positive domain. The calculation precision for the VSCG and CSCG were 8.09 and 7.64 bits, respectively. From these return maps, we found that the CSCG can achieve arbitrary nonlinear transformation as well as the conventional VSCG, and the calculation precision for the CSCG was slightly lower than that for the VSCG.





**Fig. 9** Return maps of VSCG and CSCG with an operation frequency of 1 MHz.




**Fig. 10** Periodical solutions of VSCG and CSCG for logistic map.

The reason for such a slightly low precision is considered fluctuations of  $V_{non}$  and the PPM signal width, channel charge injection and clock feed through although they should be minimized in the circuits design. For a fluctuation of  $V_{non}$ , the VSCG is more tolerant than the CSCG, since the amplitude of  $V_{non}$  for the VSCG is larger than that for the CSCG. Amplitude of  $V_{non}$  were set at 1 and 0.6 V for the VSCG and the CSCG, respectively.  $V_{non}$  for the CSCG must be applied with the appropriate voltage to drive the MOS transistor in the saturation region.

In the measurements shown above, the update cycle of the CSCG and VSCG was set at  $2\mu s$ , thus the operation frequency of these circuits was 500 kHz. We measured the circuits with a different operation frequency. Figure 9 shows return maps with an operation frequency of 1 MHz. In these return maps, the calculation precision for the VSCG and CSCG were 6.89 and 6.55 bits, respectively. These results show that the circuit precisions drop as the operation frequency increases.

By setting the appropriate bifurcation parameter  $a$  for the logistic map, some periodical solutions can be observed. Figure 10 shows the measurement results of output signals with some values for  $a$ . We can confirm period-1, -2, -4, and




**Fig. 11** Return maps with quantized nonlinear waveforms for VSCG and CSCG.

-3 states for the VSCG and the CSCG. The results show that both circuits can hold some periodical states.

Here, let us discuss the calculation precision of our circuits regarding possible applications. When we solve the combinational optimization problem using chaotic neural network, it is known that chaotic properties near a “window” lead to a good solution search [13]. Thus, it is required that the calculation precision is high enough to enable such window generation. In Fig. 10, we can observe period-3 states. This means that our circuits have such a high precision. Therefore, it is expected that our circuits have a good performance when they are applied to chaotic neural networks.

If the nonlinear waveform  $V_{non}$  is quantized with low-bit precision, the CSCG is expected that the chaos signals are generated due to an integral effect in current sampling.



**Fig. 12** Measurement results with a quantized nonlinear waveform: Time series data for Fig. 11(d).

We measured return maps with quantized parabolic waveforms for the CSCG as well as the VSCG. Figure 11 shows their return maps with quantized nonlinear waveforms. The waveforms are quantized in time and amplitude domains. The quantization characteristics are represented by a bit precision, which is defined by the ratio between the step size and the full-scale size of the time or amplitude.

When a 7 bit-quantization waveform was used, we can observe chaos in both chaos generator circuits. As a lower-bit-quantization waveform was used, the VSCG has more periodical solutions. On the other hand, the CSCG manages to hold chaotic characteristics, even below 5-bit precision waveforms are used because a current integral by sampling with a short pulse smooths the quantized nonlinear waveform.

We analyzed time-series data used for Fig. 11(d), and they are shown in Fig. 12. For the VSCG, although irregular oscillation was sometimes observed, periodic oscillation was observed for almost all periods. On the other hand, for the CSCG, irregular oscillation was observed. We calculated the Lyapunov exponent for the CSCG in this case by using the method proposed in [5]. We obtained a positive Lyapunov exponent  $\lambda = 0.24$ , and therefore we can conclude that the CSCG can generate chaos.

We compared the performance with other previous studies [3], [4]. The comparison results are shown in Table 1. The results show that only our CSCG can realize arbitrary nonlinear transformation. For the circuit area, although the fabrication technology used is different, it can

**Table 1** Performance comparison.

	Our CSCG	Juncu et.al	Horio et.al
Arbitrary nonlinear transformation	Possible	Impossible	Impossible
Circuit area (Technology)	$4.23 \times 10^3 \mu\text{m}^2$ (0.25 $\mu\text{m}$ CMOS)	$1.22 \times 10^3 \mu\text{m}^2$ (0.60 $\mu\text{m}$ CMOS)	$7.60 \times 10^3 \mu\text{m}^2$ (1.20 $\mu\text{m}$ CMOS)
Power consumption	0.274 mW	7.85 mW	No information
Operation frequency	0.5 MHz	2.5 MHz	2.0 MHz
Calculation precision	7.5 bit	No information	No information

be concluded that our CSCG is relatively compact and with low power consumption. For the operation frequency, our CSCG operation is slower than other circuits because the information is represented on time domain. However, there is a trade-off between operation frequency and calculation precision. Thus, we cannot correctly compare the operation frequency because calculation precision is not described for the other circuits.

## 6. Conclusion

A new chaos generator circuit with a current sampling scheme was designed and fabricated by using TSMC 0.25  $\mu\text{m}$  CMOS process. The measurement results show that the conventional VSCG has slightly higher precision than the CSCG. However, when we use low-bit-quantized nonlinear waveforms, the VSCG cannot generate chaos, but is trapped in periodical solutions. On the other hand, the CSCG can generate chaos. Therefore, the CSCG is more suitable for arbitrary chaos generation using D/A conversion. By using our current-sampling scheme, large-scale nonlinear dynamical systems such as GCM and the threshold coupled map controlled with digital circuits can be constructed.

## Acknowledgments

This work was partly supported by fund from MEXT, Japan, via a 21st Century COE program (center #J19) granted to Kyushu Institute of Technology. The LSI chip design was supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc. Synopsys, Inc. and Mentor Graphics, Inc.

## References

- [1] K. Aihara, T. Takabe, and M. Toyoda, "Chaotic neural networks," *Phys. Lett. A*, vol.144, pp.333–340, 1990.
- [2] R. Rovatti, N. Manaresi, G. Setti, and E. Franchi, "A current-mode circuit implementing chaotic continuous piecewise-affine Markov maps," *Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro)*, pp.275–282, 1999.
- [3] V. Juncu, M. Rafiei-Naeini, and P. Dudek, "Integrated circuit implementation of a compact discrete-time chaos generator," *Analog Integrated Circuits and Signal Processing*, vol.46, pp.275–280, 2006.

- [4] R. Herrera, K. Suyama, Y. Horio, and K. Aihara, "IC implementation of a switched-current chaotic neuron," *IEICE Trans. Fundamentals*, vol.E82-A, no.9, pp.1776–1782, Sept. 1999.
- [5] H. Tanaka, S. Sato, and K. Nakajima, "Integrated circuits of map chaos generators," *Analog Integr. Circuits Signal Process.*, vol.25, no.3, pp.329–335, 2000.
- [6] T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "CMOS circuits generating arbitrary chaos by using pulse width modulation techniques," *IEEE Trans. Circuits Syst. I*, vol.47, no.11, pp.1652–1657, 2000.
- [7] T. Morie, K. Murakoshi, M. Nagata, and A. Iwata, "Pulse modulation techniques for nonlinear dynamical systems and a CMOS chaos circuit with arbitrary 1-D maps," *IEICE Trans. Electron.*, vol.E87-C, no.11, pp.1856–1862, Nov. 2004.
- [8] N.F. Rul'kov and A.R. Volkovskii, "Threshold synchronization of chaotic relaxation oscillations," *Phys. Lett. A*, vol.179, no.4,5, pp.332–336, 1993.
- [9] P.A. Bernhardt, "Coupling of the relaxation and resonant elements in the autonomous chaotic relaxation oscillator (ACRO)," *Chaos*, vol.2, no.2, pp.183–199, 1992.
- [10] K. Kaneko, "Chaotic but regular posi-nega switch among coded attractors by cluster-size variation," *Phys. Rev. Lett.*, vol.63, no.3, pp.219–223, 1989.
- [11] S. Sinha, "Chaos and regularity in adaptive lattice dynamics," *Int. J. Modern Physics B*, vol.9, pp.875–931, 1995.
- [12] D. Atuti, T. Morie, and K. Aihara, "A current-sampling-mode arbitrary chaos generator circuit using pulse modulation approach driven by quantized nonlinear waveforms," *IEEE Asia Pacific Conf. on Circuits and Systems (APCCAS 2006)*, pp.1961–1965, Dec. 2006.
- [13] Y. Horio and K. Aihara, "Analog computation through high-dimensional physical chaotic neuro-dynamics," *Physica D Nonlinear Phenomena*, vol.237, pp.1215–1225, 2008.



**Kazuyuki Aihara** received the B.E. degree in electrical engineering in 1977 and the Ph.D. degree in electronic engineering 1982 from the University of Tokyo, Tokyo, Japan. Currently, he is Professor at Institute of Industrial Science, Graduate School of Information Science and Technology, Graduate School of Frontier Sciences, and Graduate School of Engineering in the University of Tokyo. He is also Director of Aihara Complexity Modelling Project, ERATO, Japan Science and Technology Agency. His research interests include mathematical modelling of complex systems, parallel distributed processing with complex networks, and time series analysis of real-world data.



**Daisuke Atuti** received the B.E. and M.E. degrees in Nara National College of Technology, Japan, 2004 and Kyushu Institute of Technology, Japan, 2006, respectively. He is currently a Ph.D. student in Kyushu Institute of Technology. His main interest is VLSI implementation of nonlinear dynamical systems and neural networks.



**Takashi Morie** received the B.S. and M.S. degrees in physics from Osaka University, Osaka, Japan, and the Dr.Eng. degree from Hokkaido University, Sapporo, Japan, in 1979, 1981 and 1996, respectively. From 1981 to 1997, he was a member of the Research Staff at Nippon Telegraph and Telephone Corporation (NTT). From 1997 to 2002, he was an associate professor of the department of electrical engineering, Hiroshima University, Higashi-Hiroshima, Japan. Since 2002 he has been a professor of

Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology, Kitakyushu, Japan. His main interest is in the area of VLSI implementation of neural networks, mixed/merged analog-digital circuits, and new functional devices. Dr. Morie is a member of IEEE, the Japan Society of Applied Physics and the Japanese Neural Network Society.