

PAPER

A Novel ATPG Method for Capture Power Reduction during Scan Testing

Xiaoqing WEN^{†a)}, Seiji KAJIHARA[†], Kohei MIYASE[†], *Members*, Tatsuya SUZUKI^{†*}, Kewal K. SALUJA^{††},
Laung-Terng WANG^{†††}, *Nonmembers*, and Kozo KINOSHITA^{††††}, *Fellow*

SUMMARY High power dissipation can occur when the response to a test vector is captured by flip-flops in scan testing, resulting in excessive IR drop, which may cause significant capture-induced yield loss in the DSM era. This paper addresses this serious problem with a novel test generation method, featuring a unique algorithm that deterministically generates test cubes not only for fault detection but also for capture power reduction. Compared with previous methods that passively conduct *X*-filling for unspecified bits in test cubes generated only for fault detection, the new method achieves more capture power reduction with less test set inflation. Experimental results show its effectiveness.

key words: scan testing, capture power, *X*-bit, IR-drop

1. Introduction

Scan testing, which is based on full-scan design and combinational automatic test pattern generation (ATPG), is the most widely adopted test scheme for digital integrated circuits. Due to its simplicity and efficiency, scan testing will remain dispensable in the deep submicron (DSM) era.

In a full-scan sequential circuit, all functional flip-flops (F/Fs) are replaced with scan F/Fs that operate in two modes: *shift* and *capture*. In shift mode, scan F/Fs form one or more scan chains directly accessible from a tester. This mode is used to load a test vector through shift-in or obtain a test response through shift-out, for the combinational portion of the sequential circuit. In capture mode, scan F/Fs operate as functional F/Fs and the response of the combinational portion for a test vector is loaded into them. Therefore, the task of testing a full-scan sequential circuit is reduced to that of testing its combinational portion, in that now it is sufficient to generate test vectors only for the combinational portion with combinational ATPG [1].

However, the applicability of scan testing is being severely challenged recently by the following four prob-

lems: (1) *test data volume*, (2) *test application time*, (3) *test heat*, and (4) *test-related yield loss*.

The problems of test data volume and test application time are caused by larger gate and F/F counts, longer scan chains, and the use of complex fault models, such as transition and path delay fault models. Many methods have been proposed to address these problems, using such approaches as test compaction, test compression-decompression, multi-capture test clocking, etc. [2].

The problem of test heat is caused by the accumulative impact of power dissipation in shift mode during scan testing [3]. This is because shifting a test vector or the response to a test vector through all scan chains needs a large number of consecutive clock pulses, depending on the maximum scan chain length. Accumulatively, shift power dissipation can cause excessive test heat, which may permanently damage the circuit under test or lower its reliability due to accelerated electromigration.

Many methods have been proposed to tackle the test heat problem through shift power reduction [4], and they are based on four major approaches: *scheduling*, *test vector manipulation*, *circuit modification*, and *scan chain modification*. Test scheduling considers the power budget in selecting modules to be tested simultaneously. Test vector manipulation includes low-power ATPG, static compaction, test vector modification, test vector reordering, test vector compression, and coding. Circuit modification includes transition blocking, clock gating, and multi-duty scan. Scan chain modification includes scan chain reordering, scan chain partitioning, and scan chain modification.

The problem of test-related yield loss is caused by such factors as wrong test set-up, excessive test power, over-test, etc. In the past, errors in the test set-up (test programs, automatic test equipment (ATE), and peripheral circuitry) were the major reason for yield loss during testing. Recently, excessive test power dissipation in scan testing has emerged as a significant yield-killer [5]. The reason is that severe IR drop may occur due to excessive test power dissipation when a clock pulse is applied in shift or capture mode, causing direct F/F malfunction and/or increasing circuit delay. This leads to faulted values in F/Fs, resulting in test-related yield loss on top of process-related yield loss.

In this paper, we focus on how to reduce test-related yield loss caused by excessive test power dissipation. The reason is that this problem is worsening rapidly, especially for large-scale, high-speed, and low-power DSM circuits.

Manuscript received March 20, 2006.

Manuscript revised December 2, 2006.

[†]The authors are with the Faculty of Computer Science and Systems Engineering, Kyushu Institute of Technology, Iizuka-shi, 820-8502 Japan.

^{††}The author is with the Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706, U.S.A.

^{†††}The author is with SynTest Technologies, Inc., 505 S. Pastoria, Suite 101, Sunnyvale, CA 94086, U.S.A.

^{††††}The author is with the Faculty of Informatics, Osaka Gakuin University, Suita-shi, 564-8511 Japan.

*Presently, with Denso Techno Co.

a) E-mail: wen@cse.kyutech.ac.jp

DOI: 10.1093/ietisy/e90-d.9.1398

Obviously, since IR drop may occur whenever an excessively large number of F/Fs change their output values simultaneously during scan testing, it is necessary to reduce test power dissipation in both shift and capture modes in order to reduce test-related yield loss. The current status of research on shift power reduction and capture power reduction is briefly summarized below:

Shift Power Reduction

Many methods [4] have been proposed for reducing test power dissipation in shift mode. Most of them are initially targeted for reducing average shift power but they usually can reduce peak shift power as well, making these methods also effective for reducing shift-induced yield loss. For example, the MD-Scan method [5] uses different phases in the same shift cycle for different clock domains to dramatically reduce the number of simultaneously switching F/Fs in shift mode. Note that this method is independent of test vectors, allowing test vectors to be manipulated for achieving other goals, such as capture power reduction. □

Capture Power Reduction

Compared with shift power reduction, capture power reduction is a less researched yet more challenging area. Although capture power may not cause excessive test heat dissipation, IR drop due to capture power is becoming a serious problem. This is because the capture operation is directly related to such critical issues as circuit timing and ATPG complexity, which, if not properly handled, could render a solution for capture power reduction impractical.

Different from shift power reduction, capture power reduction usually relies on test vector manipulation. Most of previous methods are based on *X*-filling [6]–[8], i.e. properly assigning 0’s and 1’s to all unspecified bits (*X*-bits) in a *test cube* so as to reduce the capture power dissipation of the resulting fully-specified *test vector*. However, these methods all suffer from the problem that the specified bits in a test cube are usually determined only for fault detection, with capture power reduction being totally neglected.

There are two approaches to test cube generation: In the *in-ATPG* approach, logic values for some inputs of a circuit are determined only for the purpose of detecting a target fault, and the result is usually a test cube since not all inputs need to be assigned with logic values [1]. There is also a test generation method [9] that takes test power reduction into consideration, but it lacks generality in that one fault needs to be detected by a pair of input vectors based on a special clock-disabling low power design. In the *post-ATPG* approach, a fully-specified test vector or test set is given, and some bits are changed to *X*-bits if doing so does not affect fault coverage [7], [10]. Here again, capture power reduction is not considered in such *X*-bit identification. □

Obviously, the *specified* bits in a test cube generated by the above methods are not necessarily good for capture power reduction although they can detect some faults. As a result, the overall capture power reduction effect may be

unsatisfactory since *X*-filling can only reduce capture power related to the *unspecified* bits in a test cube.

In this paper, we propose a novel concept, called *capture-aware (CA) test cube generation*, for deterministically generating test cubes not only for fault detection but also for capture power reduction. The key idea is that, a target fault can usually be detected by many test cubes, and some of them can reduce capture power at the same time. In order to generate such a test cube, a unique PODEM-based algorithm is proposed by using *capture conflict* based backtrack to take capture power reduction into consideration and by using *implication stack restoration* to guarantee fault detection. Obviously, further conducting *X*-filling on test cubes generated in this way results in better performance for overall capture power reduction.

The rest of the paper is organized as follows: Sect. 2 describes the research background. Section 3 presents a new ATPG method for capture power reduction based on CA test cube generation and *X*-filling. Section 4 shows experimental results, and Sect. 5 concludes the paper.

2. Background

2.1 Capture Power Problem

Figure 1 shows a general full-scan circuit with one scan chain for the sake of clarity. v is a test vector or a test cube. The combinational portion implements logic function F , and its functional response to v is $F(v)$. The PI and PPI bits in v as well as PO and PPO bits in $F(v)$ are denoted by $\langle v : PI \rangle$, $\langle v : PPI \rangle$, $\langle F(v) : PO \rangle$, and $\langle F(v) : PPO \rangle$, respectively.

Note that test power is best estimated by power analysis, but this approach is time-consuming and layout information may not be available. For this reason, we use a transition count metric for test power estimation in this paper.

Definition 1: If bit a in $\langle v : PPI \rangle$ and its corresponding bit b in $\langle F(v) : PPO \rangle$ have opposite logic values at a scan F/F in Fig. 1, a *capture transition* is said to occur at the output of the scan F/F in capture mode during scan testing. The number of capture transitions for v is denoted by $CT(v)$.

Obviously, if v is a fully-specified test vector, $CT(v) = |\langle v : PPI \rangle \oplus \langle F(v) : PPO \rangle|$. It has been demonstrated that $CT(v)$ is closely correlated with the level of switching activity caused by the test vector v [7]. If $CT(v)$ is too large, excessive switching activity will occur when $\langle F(v) : PPO \rangle$




Fig. 1 A general full-scan circuit.

is captured into the scan F/Fs, resulting in IR drop and consequently, capture-induced yield loss [5], [8], [11].

In order to reduce capture-induced yield loss, a test vector v should have low switching activity in capture mode. This can be achieved by making sure that $CT(v)$ is under a pre-set limit. Therefore, the *LCP (Low Capture Power)* test generation problem can be formalized as follows:

LCP Test Generation Problem: Generate a test vector v for a full-scan circuit, such that $CT(v) < c_limit$, where c_limit is a pre-set capture transition limit.

2.2 Previous Methods

Most of previous LCP test generation methods are based on *X-filling* techniques [7], [8], i.e. properly assigning 0's and 1's to all unspecified bits in a test cube v' to reduce $CT(v)$ of the resulting fully-specified test vector v . However, the specified bits in such a test cube are usually determined only for fault detection, not for capture power reduction.

As shown in Fig. 2, the test cube is $v' = \langle a1, a2, a3, a4, a5 \rangle = \langle 1, X, 1, 0, X \rangle$ for detecting the fault f . The specified bits in $\langle v' : PPI \rangle$ are $a3 = 1$ and $a4 = 0$. Obviously, this causes two capture transitions for $a3/b2$ and $a4/b3$. *X-filling* the X -bit $a5$ with 1 can avoid a capture transition for $a5/b4$ [7], [8]. However, such *X-filling* cannot reduce capture transitions related to the specified bits, $a3$ and $a4$.

2.3 Motivation

The example of Fig. 2 indicates that, *X-filling* only for unspecified bits in a test cube may not be enough to achieve a satisfactory effect in capture power reduction. In other words, capture power reduction must also be considered when determining specified bits in test cube generation.

Note that a target fault can often be detected by multiple test cubes, and that some of them have fewer capture transitions related to specified bits. In Fig. 2, for example, suppose that the test cube $v'' = \langle a1, a2, a3, a4, a5 \rangle = \langle 0, X, 0, 1, X \rangle$ can also detect the fault f , and that the functional response to v'' is $\langle b1, b2, b3, b4 \rangle = \langle 1, 0, 1, 1 \rangle$. In this case, specified bits in v'' do not cause any capture transition.

Based on this observation, we propose a novel capture-aware (CA) test cube generation algorithm to deterministically find such test cubes good for capture power reduction.




Fig. 2 Impact of specified bits in a test cube.

Then, a new method for LCP test generation can be built by combining this algorithm with any *X-filling* technique for overall capture power reduction. Note that in general the LCP test generation problem may not always have a solution. Nonetheless, the proposed method can effectively reduce capture power.

3. New Method for LCP Test Generation

3.1 Overview

The new method for LCP test generation is based on a two-pass flow as follows:

Pass-1: Conventional detection-oriented ATPG is used to generate a compact test set T with satisfactory fault coverage.

Pass-2: Any high-capture-power ($CT(v) \geq c_limit$) test vector v in T is identified and replaced with a new test vector v'' such that $CT(v'') < c_limit$, where c_limit is a pre-set limit.

Figure 3 shows the general flow of the new method for LCP test generation. The initial test set T is generated by a conventional detection-oriented ATPG procedure ① in Pass-1. In Pass-2, first, T_{tar} is obtained in ② by selecting any vector v from T if $CT(v) \geq c_limit$. Then, for each vector v in T_{tar} , a target fault list $F_{tar}(v)$ is obtained in ③ such that no fault coverage loss occurs if all faults in $F_{tar}(v)$ are detected. Following that, a capture-aware or CA test cube generation procedure ④ is repeated to generate a new test cube v' progressively to detect all faults in $F_{tar}(v)$, with capture power reduction being taken into consideration. After that, *X*-bits in v' are filled with a low capture power or LCP *X-filling* procedure ⑤ such as the one proposed in [8], and a new fully-specified test vector v'' is obtained. Finally, a new test




Fig. 3 Flow of the new method for LCP test generation.

set T' is obtained in ⑥ by replacing the original test vector v in T with v'' . It should be noted that more than one test vectors may be necessary in order to avoid fault coverage loss. Obviously, T' has the same fault coverage as T does; however, test vectors in T' have lower capture power.

The procedures ② ~ ④ in Fig. 3, which are marked in gray, are unique to the new method for LCP test generation. The details of the procedures ② ~ ④ are presented in Sects. 3.2, 3.3, and 3.4, respectively.

3.2 Target Vector Selection

The *target_vector_selection*(T) procedure in Fig. 3 is used to identify the set of high-capture-power test vectors from T , and these vectors are stored in T_{tar} . Its purpose is to avoid wasting efforts in processing a test vector that already has low capture power.

Target vector selection is best based on power analysis, but this approach is time-consuming and layout information may not be available at that stage. Therefore, in this paper, we select a test vector v as a target vector if $CT(v) \geq c_limit$. Generally, c_limit can be set by taking the power budget of a design into consideration or by using a heuristic approach as mentioned in Sect. 4.

3.3 Target Fault Selection

After the set of high-capture-power test vectors T_{tar} is identified, low-capture-power test vectors need to be generated to replace the test vectors in T_{tar} , one at a time. In order to generate a new vector to replace a vector v in T_{tar} , it is necessary to select a list of faults $F_{tar}(v)$ to target so that no fault coverage loss occurs. Generally, this target fault selection should satisfy the following conditions:

- (a) $\bigcup_{v \in T_{tar}} F_{tar}(v)$ should contain all faults that are only detected by test vectors in T_{tar} . This is to guarantee that no fault coverage loss occurs.
- (b) $F_{tar}(v)$ should contain faults that are easier to be detected with a test cube of low capture power.
- (c) $F_{tar}(v)$ should be made as small as possible.

The *target_fault_selection*(v) procedure in Fig. 3 is used to obtain the target fault list $F_{tar}(v)$ that satisfies the three conditions. An example is shown in Fig. 4.

In Fig. 4, the original test set is $T = \{v_1, v_2, v_3, v_4, v_5\}$. Suppose that v_1, v_4 , and v_5 are high-capture-power (HCP) test vectors. That is, $T_{tar} = \{v_1, v_4, v_5\}$. There are 12 faults and the detection information obtained by fault simulation is also shown in Fig. 4. Note that f_{11} and f_{12} are also detected by v_2 and v_3 , which are not in T_{tar} . That is, the set of faults that are only detected by test vectors in T_{tar} is $TA = \{f_1, f_4 \sim f_{10}\}$. Obviously, no fault coverage loss will occur if all faults in TA are detected by a set of new test vectors.

All faults in TA can be classified into two groups: A *vector-essential fault* is detected by exactly one test vector

in T_{tar} and by no other test vector in T . All faults marked in circles in Fig. 4 are vector-essential faults. On the other hand, a *set-essential fault* is detected by multiple test vectors in T_{tar} and by no other test vector in $(T - T_{tar})$. All faults marked in squares in Fig. 4 are set-essential faults.

All vector-essential faults of v should be included in $F_{tar}(v)$. For example, f_1 and f_6 should be included in $F_{tar}(v_1)$. On the other hand, a set-essential fault of v can be included in $F_{tar}(v)$ or in the target fault list of another test vector that also detects the fault, without any fault coverage loss. For example, f_9 is a set-essential fault detected by v_1 and v_4 . That is, f_9 can be included in either $F_{tar}(v_1)$ or $F_{tar}(v_4)$.

The decision on whether to place a set-essential fault of v into the current $F_{tar}(v)$ is made by checking how the easiness of detecting the faults in $F_{tar}(v)$ with a test cube of low capture power is affected by the decision. In order to measure the easiness, we introduce a new heuristic concept as follows:

Definition 2: Let f_a and f_b be two faults in a full-scan circuit. Denote the sets of PPIs that are structurally reachable from f_a and f_b by $RI(a)$ and $RI(b)$, respectively. Denote the sets of PPOs that are structurally reachable from f_a and f_b by $RO(a)$ and $RO(b)$, respectively. The *overlapping degree* between f_a and f_b , denoted by $od(f_a, f_b)$, is defined as follows:

$$od(f_a, f_b) = \sum_{i=a,b} \frac{|RI(a) \cap RI(b)|}{|RI(i)|} + \sum_{i=a,b} \frac{|RO(a) \cap RO(b)|}{|RO(i)|} \quad (1)$$

As illustrated in Fig. 5, the larger the value of $od(f_a, f_b)$, the more f_a and f_b overlap at PPIs and PPOs. This indicates that it may be difficult to reduce capture transitions when generating a test cube to detect both f_a and f_b .

Suppose that a set-essential fault f is detected by a test vector v whose current target fault list is $F_{tar}(v) = \{f_{n1}, f_{n2}, \dots, f_{np}\}$, where $f \notin F_{tar}(v)$. We first calculate $od(f, f_{n1}), od(f, f_{n2}), \dots$, and $od(f, f_{np})$, and then obtain the average overlapping degree as follows:

$$aod(f, F_{tar}(v)) = \sum_{i=1,2,\dots,p} od(f, f_{ni}) / |F_{tar}(v)| \quad (2)$$

	HCP Vector?	Fault Classification	Target Fault List $F_{tar}(v_i)$
v_1	Y	(f_1) (f_6) [f_9] [f_{10}]	f_1 f_6 f_9
v_2	N	f_2 f_{11}	
v_3	N	f_3 f_{12}	
v_4	Y	(f_4) (f_7) (f_8) [f_9] f_{12}	f_4 f_7 f_8
v_5	Y	(f_5) [f_{10}] f_{11}	f_5 f_{10}

○ : vector-essential fault □ : set-essential fault

Fig. 4 Example of target fault selection.




Fig. 5 Concept of overlapping degree.

Now, in order to decide where to place a set-essential fault f that is detected by test vectors $v_{m1}, v_{m2}, \dots,$ and v_{ms} , we calculate $aod(f, F_{tar}(v_{m1})), aod(f, F_{tar}(v_{m2})), \dots,$ and $aod(f, F_{tar}(v_{ms}))$, and place f into the target fault list of the test vector that has the lowest average overlapping degree.

In Fig. 4, for example, at the time when we need to determine where to place the set-essential fault f_9 (detected by v_1 and v_4), $F_{tar}(v_1)$ and $F_{tar}(v_4)$ are $\{f_1, f_6\}$ and $\{f_4, f_7, f_8\}$, respectively. Suppose that $aod(f_9, F_{tar}(v_1)) < aod(f_9, F_{tar}(v_4))$. In this case, f_9 is placed into $F_{tar}(v_1)$. The final result of target fault selection is also shown in Fig. 4.

3.4 Capture-Aware Test Cube Generation

After the target fault list $F_{tar}(v)$ is properly obtained for a high-capture-power test vector v , the next step is to generate a low-capture-power test cube to detect all faults in $F_{tar}(v)$. The capture-aware or CA test cube generation procedure, $CA_test_cube_generation(f)$ in Fig. 3, is used for this purpose. Its general flow is shown in Fig. 6.

Generally, $CA_test_cube_generation(f)$ is based on PODEM [12] and has a few enhancements marked in gray. These enhancements are based on two new concepts, *capture conflict* and *restoration implication stack*, that allow $CA_test_cube_generation(f)$ to generate a test cube to detect fault f , and at the same time to reduce the number of capture transitions w.r.t. the specified bits in the test cube as much as possible. The details are as follows:

In a conventional PODEM-based test generation procedure, backtrack occurs only when *X-path-checking* finds a *detection conflict*, or *D-conflict* in short, that there is no path containing undetermined values between the gates of D-frontiers and any PO or PPO in order to be able to complete a sensitized path for fault detection [12].

In $CA_test_cube_generation(f)$, we introduce a new backtrack condition, called *capture conflict*, or *C-conflict* in short, that a PPI and its corresponding PPO have opposite logic values, indicating a capture transition at a scan F/F. If there are n scan F/Fs, there are n C-conflicts, denoted by C_1, C_2, \dots, C_n , as shown in Fig. 7, where C_i is the C-conflict at the PPI and PPO lines for the i -th scan F/F. In comparison, there is only one D-conflict for any failed *X-path-check*.

C-conflicts are checked in $CA_test_cube_generation(f)$ in the order of their impacts on capture power. A simple heuristic to assess the impact of the C-conflict C_i is to count the number of gates in the combinational portion that are reachable from the output of the i -th scan F/F.




Fig. 6 General flow of $CA_test_cube_generation(f)$.




Fig. 7 C-conflicts.

$CA_test_cube_generation(f)$ backtracks in ⑥ when either a D-conflict in ① or a C-conflict in ② is found. However, a D-conflict and a C-conflict are fundamentally different for the following reasons: If the search space is exhausted only because of D-conflicts, test generation really fails. However, if at least one C-conflict occurs before the search space is exhausted, test generation may be made successful if the C-conflict is ignored. A test cube generated by ignoring a C-conflict can still detect the target fault, but cannot avoid a capture transition at the corresponding scan F/F.

Obviously, it is beneficial to check for C-conflicts to re-

duce capture transitions but it is also necessary to prevent a C-conflict from blocking the generation of a test cube for detecting the target fault. Therefore, we introduce two types of implication stack: A *primary implication stack* is similar to what is used in a conventional PODEM-based ATPG procedure and it is used for managing the search space. A *restoration implication stack* is a copy of the primary implication stack obtained when a C-conflict is found. Since multiple C-conflicts may occur, there may exist multiple restoration implication stacks. These stacks are placed in a *restoration implication stack list*.

When the primary implication stack is exhausted in ④, one checks if the restoration implication stack list is empty in ⑦. A non-empty list means that at least one C-conflict occurred, contributing to the failing of the current test generation pass. In this case, the top or latest stack S in the restoration implication stack list is removed from the list and restored as the primary implication stack in ⑧. In addition, the C-conflict corresponding to the stack S is suppressed from further C-conflict checking in ⑨. Then, test generation is resumed. This way, a test cube, which detects the target fault and at the same time reduces the number of capture transitions as much as possible, can be generated.

An example of conducting test cube generation by $CA_test_cube_generation(f)$ is shown in Fig. 8, where A through G are PPI lines. Suppose that $backtrace()$ determines logic values for these lines during test cube generation in the search order of A to G . In addition, denote the primary implication stack by PS .


As shown in Fig. 8 (a), when $PS = \langle A : 0, B : 1, C : 0 \rangle$, the D-conflict occurs, which is indicated by D. Backtracking brings logic 1 to C , and $backtrace()$ further determines logic 0 for D . When $PS = \langle A : 0, B : 1, C : 1, D : 0 \rangle$, C-conflict C_1 occurs. In this case, a copy of PS , denoted by C_1 , is placed into the restoration implication stack list. Backtracking brings logic 1 to D . Similarly, when $PS = \langle A : 0, B : 1, C : 1, D : 1, E : 0 \rangle$, C-conflict C_2 occurs, and a copy of PS , denoted by C_2 , is placed into the restoration implication stack list. At the end, PS is exhausted due to a few more occurrences of the D-conflict.

In Fig. 8 (b), the top stack (C_2) in the restoration implication stack list, is restored as the primary implication stack, and test generation is resumed with C-conflict C_2 being suppressed. The resulting test cube is $\langle A, B, C, D, E, F, G \rangle = \langle 0, 1, 1, 1, 0, 1, X \rangle$, which detects the target fault and avoids a capture transition corresponding to C_1 .


4. Experimental Results

The new method for LCP test generation, whose flow is shown in Fig. 3, was implemented and experiments were conducted on ISCAS'89 circuits [13]. We used compacted test sets [14] generated for single stuck-at faults as initial test sets. When those test sets were generated, test power reduction was not considered. An initial test set can detect all detectable faults. Note that the proposed method causes no fault coverage loss. The results are summarized in Table 1.

If c_limit is higher than the maximum number of capture transitions of original test vectors, no test vectors will be selected as the target vector described in Sect. 3.2. As a result, capture-aware test cube generation will not be performed at all. On the other hand, if c_limit is lower than the minimum number of capture transitions of original test vectors, all test vectors will be selected. This means that



(a) Failed Test Generation due to the D-Conflict and C-Conflicts



(b) Successful Test Generation by Implication Stack Restoration

Fig. 8 Example of capture-aware test cube generation.

Table 1 Results of LCP test generation.

Circuit	Fault Cov. (%)	Ori. Test Generation			LCP Test Generation				
		# of Vec.	Max. Trans.	CPU (Sec.)	# of Vec.	Inc. %	Max. Trans.	Red. %	CPU (Sec.)
s1238	94.9	125	18	0.2	128	2.4	11	38.9	18.2
s1423	99.1	24	49	0.1	27	12.5	29	40.8	7.6
s5378	99.1	100	102	0.5	106	6.0	85	16.7	20.3
s9234	93.5	111	124	2.9	133	19.8	99	21.2	62.7
s13207	98.5	235	380	4.3	235	0.0	286	24.7	66.9
s15850	96.7	97	282	6.3	101	4.1	169	40.1	114.2
s35932	89.9	12	1548	36.1	13	8.3	922	40.4	114.4
s38417	99.5	87	590	78.0	91	4.6	491	16.8	224.9
s38584	95.9	114	925	54.9	121	6.1	459	50.4	479.5
Ave.	96.3	--	--	--	--	7.1	--	32.1	--

capture-aware test cube generation will be performed for all test vectors. In this case, target fault selection becomes meaningless. As a result, the effective capture power reduction cannot be achieved. Therefore, in the experiments, c_Limit was set as 50% of the maximum number of capture transitions of original test vectors.

On average, the maximum number of capture transitions was reduced by 32.1%, much higher than the 21.6% obtained by X -filling only [8], at the cost of 7.1% increase in the number of test vectors, due to the fact that multiple new test vectors might be generated to detect all target faults in $F_{tar}(v)$ for v . Using the original detection order will solve this issue, and its implementation is currently being conducted.

5. Conclusions

This paper proposed a novel algorithm for test cube generation not only for fault detection but also for capture power reduction, by introducing the concepts of capture conflict and implication stack restoration into ATPG. This algorithm, together with low-capture-power X -filling, leads to more effective reduction of capture-induced yield loss.

More evaluations are being planned to assess the effect of the proposed method directly through power analysis.

References

- [1] M. Abramovici, M. Breuer, and A. Friedman, *Digital Systems Testing and Testable Design*, IEEE Press, 1994.
- [2] L.-T. Wang, X. Wen, H. Furukawa, F. Hsu, S. Lin, S. Tsai, K.S. Abdel-Hafez, and S. Wu, "VirtualScan: A new compressed scan technology for test cost reduction," *Proc. Int'l Test Conf.*, pp.916–925, 2004.
- [3] Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," *Proc. VLSI Test Symp.*, pp.4–9, 1993.
- [4] P. Girad, "Survey of low-power testing of VLSI circuits," *IEEE Des. Test Comput.*, vol.19, no.3, pp.82–92, 2002.
- [5] T. Yoshida and M. Watari, "A new approach for low power scan testing," *Proc. Intl. Test Conf.*, pp.480–487, 2003.
- [6] W. Li, S.M. Reddy, and I. Pomeranz, "On reducing peak current and power during test," *Proc. CSASV*, pp.156–161, 2005.
- [7] R. Sankaralingam and N. Toubia, "Controlling peak power during scan testing," *Proc. VLSI Test Symp.*, pp.153–159, 2002.
- [8] X. Wen, H. Yamashita, S. Kajihara, L.-T. Wang, K. Saluja, and K. Kinoshita, "On low-capture-power test generation for scan testing," *Proc. VLSI Test Symp.*, pp.265–270, 2005.
- [9] J. Silva, J. Monteiro, and K.A. Sakallah, "Test pattern generation for circuit using power management techniques," *Proc. IEEE European Test Workshop*, 1997.
- [10] K. Miyase and S. Kajihara, "XID: Don't care identification of test patterns for combinational circuits," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol.23, no.2, pp.321–326, 2004.
- [11] J. Saxena, K.M. Butler, V.B. Jayaram, and S. Kundu, "A case study of IR-drop in structured at-speed testing," *Proc. Intl. Test Conf.*, pp.1098–1104, 2003.
- [12] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits," *IEEE Trans. Comput.*, vol.30, no.3, pp.215–222, 1981.
- [13] F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," *International Symposium on Circuits and Systems*, pp.1929–1934, 1989.

- [14] S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, "Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol.14, no.12, pp.1496–1504, Dec. 1995.




Xiaoqing Wen received the B.E. degree from Tsinghua University, Beijing China, in 1986, the M.E. degree from Hiroshima University, Hiroshima, Japan, in 1990, and the Ph.D. degree from Osaka University, Osaka, Japan, in 1993. From 1993 to 1997, he was a Lecturer at Akita University. He was a Visiting Researcher at University of Wisconsin, Madison, U.S.A., from Oct. 1995 to March 1996. He joined Syn-Test Technologies, Inc., U.S.A., in 1998, and served as its CTO until 2003. In 2004, he joined

the Kyushu Institute of Technology, Iizuka, Japan, where he is currently a Professor. His research interests include VLSI test, diagnosis, and testable design. He is a member of the IEEE, and the REAJ.



Seiji Kajihara received the B.S. and M.S. degrees from Hiroshima University, Japan, and the Ph.D. degree from Osaka University, Japan, in 1987, 1989, and 1992, respectively. From 1992 to 1995, he worked with the Department of Applied Physics, Osaka University, as an Assistant Professor. In 1996, he joined the Department of Computer Science and Electronics of Kyushu Institute of Technology, Japan, where he is a Professor currently. His research interest

includes test generation, delay testing, and design for testability. He received the Young Engineer Award from IEICE in 1997, the Yamashita SIG Research Award from IPSJ in 2002, and the Best Paper Award from IEICE in 2005. Dr. Kajihara is a member of the IEEE and the IPSJ. He serves on the editorial board of the *Journal of Electronic Testing: Theory and Applications*.



Kohei Miyase received his B.E., M.E., and Ph.D. degrees in Computer Science and Systems Engineering from Kyushu Institute of Technology, Japan, in 2000, 2002 and 2005, respectively. From 2005, he has been a researcher in Innovation Plaza Fukuoka, Japan Science and Technology Agency, Japan. His research interests include test compaction, test compression, design for testability, low power test, and fault diagnosis. He received the Excellent Student Award of the IEEE Fukuoka Section in 2005.

He is a member of the IEEE and the IPSJ.



Tatsuya Suzuki received the B.E. degree in Computer Science and Electronics and the M.E. degree in Creation Informatics from Kyushu Institute of Technology, Japan, in 2005 and 2007, respectively. He is currently with Denso Techno Corporation, Japan. His research interest is low power testing of VLSI circuits.



Kewal K. Saluja obtained his Bachelor of Engineering (BE) degree in Electrical Engineering from the University of Roorkee (now known as IIT Roorkee), India in 1967, and MS and PhD degrees in Electrical and Computer Engineering from the University of Iowa, Iowa City in 1972 and 1973 respectively. He is currently with the Department of Electrical and Computer Engineering at the University of Wisconsin-Madison as a Professor, where he teaches courses in logic design, computer architecture, microprocessor

based systems, VLSI design and testing, and fault-tolerant computing. Prior to this he was at the University of Newcastle, Australia. Professor Saluja has held visiting and consulting positions at various national and international institutions including University of Southern California, Hiroshima University, Nara Institute of Science and Technology, Kyushu Institute of Technology, and the University of Roorkee. He has also served as a consultant to the United Nations Development Program. He was the general chair of the 29th Fault-Tolerant Computing Symposium and he served as an Editor of the IEEE Transactions on Computers (1997–2001). He is currently the Associate Editor for the letters section of the Journal of Electronic Testing: Theory and Applications (JETTA). His research focus is in the areas of Digital Systems Testing, Fault-Tolerant Computing, and Sensor Networks. Professor Saluja has authored and co-authored over 300 technical papers that have appeared in refereed journals and conference proceedings. Professor Saluja is a member of Eta Kappa Nu, Tau Beta Pi, a fellow of the JSPS and a Fellow of the IEEE.



Laung-Terng Wang is chairman and chief executive officer (CEO) of SynTest Technologies (Sunnyvale, CA). He received his BSEE and MSEE degrees from National Taiwan University in 1975 and 1977, respectively, and his MSEE and EE Ph.D. degrees under the Honors Cooperative Program (HCP) from Stanford University in 1982 and 1987, respectively. He worked at Intel (Santa Clara, CA) and Daisy Systems (Mountain View, CA) from 1980 to 1986 and was with the Department of Electrical

Engineering of Stanford University as Research Associate and Lecturer from 1987 to 1991. Dr. Wang has filed more than 25 U.S. and European patent applications in the areas of scan synthesis, test generation, at-speed scan testing, test compression, logic built-in self-test (BIST), and design for debug and diagnosis, of which 13 have been granted. He spearheaded efforts to raise endowed funds in memory of his NTU chair professor, Dr. Irving T. Ho, cofounder of the Hsinchu Science Park and vice chair of the National Science Council, Taiwan. Since 2003, he has helped establish a number of chair professorships, graduate fellowships, and undergraduate scholarships at Stanford University, National Taiwan University and National Tsing Hua University in Taiwan, as well as Xiamen University, Tsinghua University, and Shanghai Jiaotong University in China. Dr. Wang co-authored and co-edited an internationally used DFT textbook - VLSI Test Principles and Architectures: Design for Testability in 2006. He received the Meritorious Service Award from the IEEE Computer Society in 2007 and is a member of Sigma Xi.



Koza Kinoshita received B.E., M.E., and Ph.D. in Communication Engineering from Osaka University in 1959, 1961, and 1964, respectively. From 1964 to 1966 he was an Assistant Professor and from 1967 to 1977, an Associate Professor of Electronic Engineering at Osaka University, Osaka, Japan. From 1978 to 1989, he was a Professor in the Department of Information and Behavioral Sciences, Hiroshima University, Hiroshima, Japan. From 1989 to 2000, he again joined Osaka University as a

Professor in the Department of Applied Physics, and is enumerates professor of Osaka University. Since April 2000, he has been a professor at Faculty of Informatics, Osaka Gakuin University, and is the Dean of Informatics. His fields of interest are test generation, fault diagnosis, memory testing, current testing, crosstalk testing, compact testing and testable design for logic circuits. He organized a series of Asian Test Symposium and was the Group Chair of Asian and Pacific Activities in Test Technology Technical Council of IEEE Computer Society until 2002. Prof. Kinoshita is IEEE Life Fellow and a member of the Institute of Information Processing of Japan. He was a member of the editorial board of JETTA until 2000.