@article{oai:kyutech.repo.nii.ac.jp:00005020,
 author = {Kajihara, Seiji and 梶原, 誠司 and Ohtake,  Satoshi and Yoneda,  Tomokazu},
 journal = {IPSJ Transactions on System LSI Design Methodology},
 month = {Aug},
 note = {Delay testing is one of key processes in production test to ensure high quality and high reliability for logic circuits. Test escape missing defective chips can be reduced by introducing delay testing. On the other hand, we need to concern yield loss caused by delay testing, i.e., over-testing. Many methods and techniques have been developed to solve problems on delay testing. In this paper, we introduce fundamental techniques of delay testing and survey recent problems and solutions. Especially we focus on techniques to enhance test quality, to avoid over-testing, and to make test design efficient by treating circuits described at register transfer level.},
 pages = {117--130},
 title = {Delay Testing: Improving Test Quality and Avoiding Over-testing},
 volume = {4},
 year = {2011},
 yomi = {カジハラ, セイジ}
}