ログイン
Language:

WEKO3

  • トップ
  • ランキング
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

  1. 学術雑誌論文
  2. 5 技術(工学)

FPGA-Based Implementation of Finite Set-MPC for a VSI System Using XSG-Based Modeling

http://hdl.handle.net/10228/00007591
http://hdl.handle.net/10228/00007591
1789f0ac-0691-4537-8b00-e0eaca460202
名前 / ファイル ライセンス アクション
en13010260.pdf en13010260.pdf (3.3 MB)
アイテムタイプ 学術雑誌論文 = Journal Article(1)
公開日 2020-02-04
資源タイプ
資源タイプ識別子 http://purl.org/coar/resource_type/c_6501
資源タイプ journal article
タイトル
タイトル FPGA-Based Implementation of Finite Set-MPC for a VSI System Using XSG-Based Modeling
言語 en
言語
言語 eng
著者 Singh, Vijay Kumar

× Singh, Vijay Kumar

WEKO 26645

en Singh, Vijay Kumar

Search repository
Tripathi, Ravi Nath

× Tripathi, Ravi Nath

WEKO 26646

en Tripathi, Ravi Nath

Search repository
花本, 剛士

× 花本, 剛士

WEKO 20669
e-Rad_Researcher 30228514
Scopus著者ID 7003982396
ORCiD 0000-0001-8836-6020
九工大研究者情報 321

en Hanamoto, Tsuyoshi

ja 花本, 剛士

ja-Kana ハナモト, ツヨシ


Search repository
抄録
内容記述タイプ Abstract
内容記述 Finite set-model predictive control (FS-MPC) is used for power converters and drives having unique advantages as compared to the conventional control strategies. However, the computational burden of the FS-MPC is a primary concern for real-time implementation. Field programmable gate array (FPGA) is an alternative and exciting solution for real-time implementation because of the parallel processing capability, as well as, discrete nature of the hardware platform. Nevertheless, FPGA is capable of handling the computational requirements for the FS-MPC implementation, however, the system development involves multiple steps that lead to the time-consuming debugging process. Moreover, specific hardware coding skill makes it more complex corresponding to an increase in system complexity that leads to a tedious task for system development. This paper presents an FPGA-based experimental implementation of FS-MPC using the system modeling approach. Furthermore, a comparative analysis of FS-MPC in stationary αβ and rotating dq frame is considered for simulation as well as experimental result. The FS-MPC for a three-phase voltage source inverter (VSI) system is developed in a realistic digital simulator integrated with MATLAB-Simulink. The simulated controller model is further used for experimental system implementation and validation using Xilinx FPGA: Zedboard Zynq Evaluation and Development Kit. The digital simulator termed as Xilinx system generator (XSG) provided by Xilinx is used for modeling-based FPGA design.
言語 en
書誌情報 en : Energies

巻 13, 号 1, p. 260-1-260-18, 発行日 2020-01-04
出版社
出版者 MDPI
DOI
関連タイプ isIdenticalTo
識別子タイプ DOI
関連識別子 https://doi.org/10.3390/en13010260
ISSN
収録物識別子タイプ EISSN
収録物識別子 1996-1073
著作権関連情報
権利情報Resource http://creativecommons.org/licenses/by/4.0/
権利情報 Copyright (c) 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
キーワード
主題Scheme Other
主題 field-programmable gate array
キーワード
主題Scheme Other
主題 finite set-model predictive control
キーワード
主題Scheme Other
主題 model-based design
キーワード
主題Scheme Other
主題 voltage source inverter
キーワード
主題Scheme Other
主題 Xilinx system generator
出版タイプ
出版タイプ VoR
出版タイプResource http://purl.org/coar/version/c_970fb48d4fbd8a85
査読の有無
値 yes
連携ID
値 8101
戻る
0
views
See details
Views

Versions

Ver.1 2023-05-15 13:33:39.701205
Show All versions

Share

Share
tweet

Cite as

Other

print

エクスポート

OAI-PMH
  • OAI-PMH JPCOAR 2.0
  • OAI-PMH JPCOAR 1.0
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX
  • ZIP

コミュニティ

確認

確認

確認


Powered by WEKO3


Powered by WEKO3