WEKO3
アイテム
FPGA Implementation of a Chaotic Boltzmann Machine Annealer
http://hdl.handle.net/10228/0002000825
http://hdl.handle.net/10228/00020008255c7f58d1-fddc-425d-86d9-dfcf1b70c510
名前 / ファイル | ライセンス | アクション |
---|---|---|
neuro_73.pdf (2 MB)
|
|
Item type | 学術雑誌論文 = Journal Article(1) | |||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
公開日 | 2024-06-21 | |||||||||||||||||||||
資源タイプ | ||||||||||||||||||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||||||||||||||||||
資源タイプ | journal article | |||||||||||||||||||||
タイトル | ||||||||||||||||||||||
言語 | en | |||||||||||||||||||||
タイトル | FPGA Implementation of a Chaotic Boltzmann Machine Annealer | |||||||||||||||||||||
言語 | ||||||||||||||||||||||
言語 | eng | |||||||||||||||||||||
著者 |
Yoshioka, Kanta
× Yoshioka, Kanta
× Katori, Yuichi
× 田中, 悠一朗
WEKO
30537
× 野村, 修× 森江, 隆× 田向, 権
WEKO
6059
|
|||||||||||||||||||||
抄録 | ||||||||||||||||||||||
内容記述タイプ | Abstract | |||||||||||||||||||||
内容記述 | Ising machines are attracting attention for their ability to solve large-scale combinatorial optimization problems because these problems are difficult to solve. To accelerate the computing of Ising machines, implementation of Ising machines with digital circuits such as simulated annealing (SA) machines is in progress. However, these Ising machines on digital circuits require random number generators, which are implemented with large circuit resources. This work focuses on chaotic Boltzmann machines (CBMs), which imitate the stochastic behavior of Boltzmann machines (BMs) with deterministic chaotic dynamics. CBMs are one of the models that work as chaotic simulated annealing (CSA) machines within Ising machines. Therefore, we can implement the Ising machines without random number generators by using CBMs. In conventional work, CSA machines using CBMs (CBM-CSAs) are implemented with some hardware-oriented algorithms, but the CBM-CSA circuit is not optimized for these hardware-oriented algorithms. In the conventional CBM-CSA circuit, memory circuits are implemented separately, which prevents making the CBM-CSA from larger, and neuron circuits require the reset of accumulated values, which causes the increase in the calculation time. To solve these problems, we implement only one large memory circuit to make the CBM-CSA larger and improve the neuron circuits to allow dynamic changes of inputs to arithmetic circuits to inhibit the increase in the calculation time. As a result, we implement a CBM-CSA with 4096 nodes on an FPGA (Alveo U250), and the CBM-CSA can control 16-bit width weights and run at 100MHz. We evaluate the implemented CBM-CSA by solving K4000, max-cut problem, which is one of the combinatorial optimization problems. The best solution of CBM-CSA is comparable to that of the SA on the central processing unit (CPU). Moreover, the CBM-CSA is approximately 600 times as fast as the SA on the CPU and approximately twice as fast as the conventional Ising machine on an FPGA based on the improvements in this work. Furthermore, this work implements one of the highest-performance Ising machines on a single FPGA. | |||||||||||||||||||||
言語 | en | |||||||||||||||||||||
備考 | ||||||||||||||||||||||
内容記述タイプ | Other | |||||||||||||||||||||
内容記述 | 2023 International Joint Conference on Neural Networks (IJCNN), 18-23 June, 2023, Gold Coast, Australia | |||||||||||||||||||||
言語 | en | |||||||||||||||||||||
書誌情報 |
en : 2023 International Joint Conference on Neural Networks (IJCNN) p. 1-8, 発行日 2023-08-02 |
|||||||||||||||||||||
出版社 | ||||||||||||||||||||||
出版者 | IEEE | |||||||||||||||||||||
DOI | ||||||||||||||||||||||
識別子タイプ | DOI | |||||||||||||||||||||
関連識別子 | https://doi.org/10.1109/IJCNN54540.2023.10191342 | |||||||||||||||||||||
ISBN | ||||||||||||||||||||||
識別子タイプ | ISBN | |||||||||||||||||||||
関連識別子 | 978-1-6654-8867-9 | |||||||||||||||||||||
ISBN | ||||||||||||||||||||||
識別子タイプ | ISBN | |||||||||||||||||||||
関連識別子 | 978-1-6654-8868-6 | |||||||||||||||||||||
ISSN | ||||||||||||||||||||||
収録物識別子タイプ | PISSN | |||||||||||||||||||||
収録物識別子 | 2161-4393 | |||||||||||||||||||||
ISSN | ||||||||||||||||||||||
収録物識別子タイプ | EISSN | |||||||||||||||||||||
収録物識別子 | 2161-4407 | |||||||||||||||||||||
著作権関連情報 | ||||||||||||||||||||||
権利情報 | Copyright (c) 2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. | |||||||||||||||||||||
キーワード | ||||||||||||||||||||||
主題Scheme | Other | |||||||||||||||||||||
主題 | Ising machine | |||||||||||||||||||||
キーワード | ||||||||||||||||||||||
主題Scheme | Other | |||||||||||||||||||||
主題 | field programmable gate array | |||||||||||||||||||||
キーワード | ||||||||||||||||||||||
主題Scheme | Other | |||||||||||||||||||||
主題 | chaotic simulated annealing | |||||||||||||||||||||
出版タイプ | ||||||||||||||||||||||
出版タイプ | AM | |||||||||||||||||||||
出版タイプResource | http://purl.org/coar/version/c_ab4af688f83e57aa | |||||||||||||||||||||
査読の有無 | ||||||||||||||||||||||
値 | yes |